



Welcome to [E·XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

### Applications of Embedded - CPLDs

#### Details

|                                 |   |
|---------------------------------|---|
| Product Status                  | Obsolete  |
| Programmable Type               | In System Programmable  |
| Delay Time tpd(1) Max           | 5 ns  |
| Voltage Supply - Internal       | 1.65V ~ 1.95V   |
| Number of Logic Elements/Blocks | 16  |
| Number of Macrocells            | 256   |
| Number of Gates                 | -   |
| Number of I/O                   | 64  |
| Operating Temperature           | -40°C ~ 105°C (TJ)  |
| Mounting Type                   | Surface Mount   |
| Package / Case                  | 100-LQFP  |
| Supplier Device Package         | 100-TQFP (14x14)  |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4256c-5t100i">https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4256c-5t100i</a> |

**Table 2. ispMACH 4000Z Family Selection Guide**

|                                   | ispMACH 4032ZC      | ispMACH 4064ZC                               | ispMACH 4128ZC       | ispMACH 4256ZC                    |
|-----------------------------------|---------------------|--|----------------------|-----------------------------------|
| Macrocells                        | 32                  | 64   | 128                  | 256                               |
| I/O + Dedicated Inputs            | 32+4/32+4           | 32+4/32+12/<br>64+10/64+10                   | 64+10/96+4           | 64+10/96+6/<br>128+4              |
| t <sub>PD</sub> (ns)              | 3.5                 | 3.7  | 4.2                  | 4.5                               |
| t <sub>S</sub> (ns)               | 2.2                 | 2.5  | 2.7                  | 2.9                               |
| t <sub>CO</sub> (ns)              | 3.0                 | 3.2  | 3.5                  | 3.8                               |
| f <sub>MAX</sub> (MHz)            | 267                 | 250  | 220                  | 200                               |
| Supply Voltage (V)                | 1.8                 | 1.8  | 1.8                  | 1.8                               |
| Max. Standby I <sub>CC</sub> (μA) | 20                  | 25   | 35                   | 55                                |
| Pins/Package                      | 48 TQFP<br>56 csBGA | 48 TQFP<br>56 csBGA<br>100 TQFP<br>132 csBGA | 100 TQFP<br>132csBGA | 100 TQFP<br>132 csBGA<br>176 TQFP |

## ispMACH 4000 Introduction

The high performance ispMACH 4000 family from Lattice offers a SuperFAST CPLD solution. The family is a blend of Lattice's two most popular architectures: the ispLSI® 2000 and ispMACH 4A. Retaining the best of both families, the ispMACH 4000 architecture focuses on significant innovations to combine the highest performance with low power in a flexible CPLD family.

The ispMACH 4000 combines high speed and low power with the flexibility needed for ease of design. With its robust Global Routing Pool and Output Routing Pool, this family delivers excellent First-Time-Fit, timing predictability, routing, pin-out retention and density migration.

The ispMACH 4000 family offers densities ranging from 32 to 512 macrocells. There are multiple density-I/O combinations in Thin Quad Flat Pack (TQFP), Chip Scale BGA (csBGA) and Fine Pitch Thin BGA (ftBGA) packages ranging from 44 to 256 pins/balls. Table 1 shows the macrocell, package and I/O options, along with other key parameters.

The ispMACH 4000 family has enhanced system integration capabilities. It supports 3.3V (4000V), 2.5V (4000B) and 1.8V (4000C/Z) supply voltages and 3.3V, 2.5V and 1.8V interface voltages. Additionally, inputs can be safely driven up to 5.5V when an I/O bank is configured for 3.3V operation, making this family 5V tolerant. The ispMACH 4000 also offers enhanced I/O features such as slew rate control, PCI compatibility, bus-keeper latches, pull-up resistors, pull-down resistors, open drain outputs and hot socketing. The ispMACH 4000 family members are 3.3V/2.5V/1.8V in-system programmable through the IEEE Standard 1532 interface. IEEE Standard 1149.1 boundary scan testing capability also allows product testing on automated test equipment. The 1532 interface signals TCK, TMS, TDI and TDO are referenced to V<sub>CC</sub> (logic core).

## Overview

The ispMACH 4000 devices consist of multiple 36-input, 16-macrocell Generic Logic Blocks (GLBs) interconnected by a Global Routing Pool (GRP). Output Routing Pools (ORPs) connect the GLBs to the I/O Blocks (IOBs), which contain multiple I/O cells. This architecture is shown in Figure 1.

- Block CLK2
- Block CLK3
- PT Clock
- PT Clock Inverted
- Shared PT Clock
- Ground

### Clock Enable Multiplexer

Each macrocell has a 4:1 clock enable multiplexer. This allows the clock enable signal to be selected from the following four sources:

- PT Initialization/CE
- PT Initialization/CE Inverted
- Shared PT Clock
- Logic High

### Initialization Control


The ispMACH 4000 family architecture accommodates both block-level and macrocell-level set and reset capability. There is one block-level initialization term that is distributed to all macrocell registers in a GLB. At the macrocell level, two product terms can be “stolen” from the cluster associated with a macrocell to be used for set/reset functionality. A reset/preset swapping feature in each macrocell allows for reset and preset to be exchanged, providing flexibility.

Note that the reset/preset swapping selection feature affects power-up reset as well. All flip-flops power up to a known state for predictable system initialization. If a macrocell is configured to SET on a signal from the block-level initialization, then that macrocell will be SET during device power-up. If a macrocell is configured to RESET on a signal from the block-level initialization or is not configured for set/reset, then that macrocell will RESET on power-up. To guarantee initialization values, the  $V_{CC}$  rise must be monotonic, and the clock must be inactive until the reset delay time has elapsed.

### GLB Clock Generator

Each ispMACH 4000 device has up to four clock pins that are also routed to the GRP to be used as inputs. These pins drive a clock generator in each GLB, as shown in Figure 6. The clock generator provides four clock signals that can be used anywhere in the GLB. These four GLB clock signals can consist of a number of combinations of the true and complement edges of the global clock signals.

**Figure 6. GLB Clock Generator**




## Output Routing Pool (ORP)

The Output Routing Pool allows macrocell outputs to be connected to any of several I/O cells within an I/O block. This provides greater flexibility in determining the pinout and allows design changes to occur without affecting the pinout. The output routing pool also provides a parallel capability for routing macrocell-level OE product terms. This allows the OE product term to follow the macrocell output as it is switched between I/O cells. Additionally, the output routing pool allows the macrocell output or true and complement forms of the 5-PT bypass signal to bypass the output routing multiplexers and feed the I/O cell directly. The enhanced ORP of the ispMACH 4000 family consists of the following elements:

- Output Routing Multiplexers
- OE Routing Multiplexers
- Output Routing Pool Bypass Multiplexers

Figure 7 shows the structure of the ORP from the I/O cell perspective. This is referred to as an ORP slice. Each ORP has as many ORP slices as there are I/O cells in the corresponding I/O block.

**Figure 7. ORP Slice**



## Output Routing Multiplexers

The details of connections between the macrocells and the I/O cells vary across devices and within a device dependent on the maximum number of I/Os available. Tables 5-9 provide the connection details.

**Table 6. ORP Combinations for I/O Blocks with 8 I/Os**

| I/O Cell | Available Macrocells                 |
|----------|--------------------------------------|
| I/O 0    | M0, M1, M2, M3, M4, M5, M6, M7       |
| I/O 1    | M2, M3, M4, M5, M6, M7, M8, M9       |
| I/O 2    | M4, M5, M6, M7, M8, M9, M10, M11     |
| I/O 3    | M6, M7, M8, M9, M10, M11, M12, M13   |
| I/O 4    | M8, M9, M10, M11, M12, M13, M14, M15 |
| I/O 5    | M10, M11, M12, M13, M14, M15, M0, M1 |
| I/O 6    | M12, M13, M14, M15, M0, M1, M2, M3   |
| I/O 7    | M14, M15, M0, M1, M2, M3, M4, M5     |

**Table 10. ORP Combinations for I/O Blocks with 12 I/Os**

| I/O Cell | Available Macrocells                 |
|----------|--------------------------------------|
| I/O 0    | M0, M1, M2, M3, M4, M5, M6, M7       |
| I/O 1    | M1, M2, M3, M4, M5, M6, M7, M8       |
| I/O 2    | M2, M3, M4, M5, M6, M7, M8, M9       |
| I/O 3    | M4, M5, M6, M7, M8, M9, M10, M11     |
| I/O 4    | M5, M6, M7, M8, M9, M10, M11, M12    |
| I/O 5    | M6, M7, M8, M9, M10, M11, M12, M13   |
| I/O 6    | M8, M9, M10, M11, M12, M13, M14, M15 |
| I/O 7    | M9, M10, M11, M12, M13, M14, M15, M0 |
| I/O 8    | M10, M11, M12, M13, M14, M15, M0, M1 |
| I/O 9    | M12, M13, M14, M15, M0, M1, M2, M3   |
| I/O 10   | M13, M14, M15, M0, M1, M2, M3, M4    |
| I/O 11   | M14, M15, M0, M1, M2, M3, M4, M5     |

## ORP Bypass and Fast Output Multiplexers

The ORP bypass and fast-path output multiplexer is a 4:1 multiplexer and allows the 5-PT fast path to bypass the ORP and be connected directly to the pin with either the regular output or the inverted output. This multiplexer also allows the register output to bypass the ORP to achieve faster  $t_{CO}$ .


## Output Enable Routing Multiplexers

The OE Routing Pool provides the corresponding local output enable (OE) product term to the I/O cell.

## I/O Cell

The I/O cell contains the following programmable elements: output buffer, input buffer, OE multiplexer and bus maintenance circuitry. Figure 8 details the I/O cell.

**Figure 8. I/O Cell**



Each output supports a variety of output standards dependent on the  $V_{CCO}$  supplied to its I/O bank. Outputs can also be configured for open drain operation. Each input can be programmed to support a variety of standards, independent of the  $V_{CCO}$  supplied to its I/O bank. The I/O standards supported are:

- LVTTTL
- LVCMOS 3.3
- LVCMOS 2.5
- LVCMOS 1.8
- 3.3V PCI Compatible

All of the I/Os and dedicated inputs have the capability to provide a bus-keeper latch, Pull-up Resistor or Pull-down Resistor. A fourth option is to provide none of these. The selection is done on a global basis. The default in both hardware and software is such that when the device is erased or if the user does not specify, the input structure is configured to be a Pull-up Resistor.


Each ispMACH 4000 device I/O has an individually programmable output slew rate control bit. Each output can be individually configured for fast slew or slow slew. The typical edge rate difference between fast and slow slew setting is 20%. For high-speed designs with long, unterminated traces, the slow-slew rate will introduce fewer reflections, less noise and keep ground bounce to a minimum. For designs with short traces or well terminated lines, the fast slew rate can be used to achieve the highest speed.

## Global OE Generation

Most ispMACH 4000 family devices have a 4-bit wide Global OE Bus, except the ispMACH 4032 device that has a 2-bit wide Global OE Bus. This bus is derived from a 4-bit internal global OE PT bus and two dual purpose I/O or GOE pins. Each signal that drives the bus can optionally be inverted.

Each GLB has a block-level OE PT that connects to all bits of the Global OE PT bus with four fuses. Hence, for a 256-macrocell device (with 16 blocks), each line of the bus is driven from 16 OE product terms. Figures 9 and 10 show a graphical representation of the global OE generation.

**Figure 9. Global OE Generation for All Devices Except ispMACH 4032**



## IEEE 1532-Compliant In-System Programming

Programming devices in-system provides a number of significant benefits including: rapid prototyping, lower inventory levels, higher quality and the ability to make in-field modifications. All ispMACH 4000 devices provide In-System Programming (ISP™) capability through the Boundary Scan Test Access Port. This capability has been implemented in a manner that ensures that the port remains compliant to the IEEE 1149.1 standard. By using IEEE 1149.1 as the communication interface through which ISP is achieved, users get the benefit of a standard, well-defined interface. All ispMACH 4000 devices are also compliant with the IEEE 1532 standard.

The ispMACH 4000 devices can be programmed across the commercial temperature and voltage range. The PC-based Lattice software facilitates in-system programming of ispMACH 4000 devices. The software takes the JEDEC file output produced by the design implementation software, along with information about the scan chain, and creates a set of vectors used to drive the scan chain. The software can use these vectors to drive a scan chain via the parallel port of a PC. Alternatively, the software can output files in formats understood by common automated test equipment. This equipment can then be used to program ispMACH 4000 devices during the testing of a circuit board.

## User Electronic Signature

The User Electronic Signature (UES) allows the designer to include identification bits or serial numbers inside the device, stored in E<sup>2</sup>CMOS memory. The ispMACH 4000 device contains 32 UES bits that can be configured by the user to store unique data such as ID codes, revision numbers or inventory control codes.

## Security Bit

A programmable security bit is provided on the ispMACH 4000 devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by a device programmer, securing proprietary designs from competitors. Programming and verification are also defeated by the security bit. The bit can only be reset by erasing the entire device.

## Hot Socketing

The ispMACH 4000 devices are well-suited for applications that require hot socketing capability. Hot socketing a device requires that the device, during power-up and down, can tolerate active signals on the I/Os and inputs without being damaged. Additionally, it requires that the effects of I/O pin loading be minimal on active signals. The ispMACH 4000 devices provide this capability for input voltages in the range 0V to 3.0V.

## Density Migration

The ispMACH 4000 family has been designed to ensure that different density devices in the same package have the same pin-out. Furthermore, the architecture ensures a high success rate when performing design migration from lower density parts to higher density parts. In many cases, it is possible to shift a lower utilization design targeted for a high density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case.

## ispMACH 4000Z External Switching Characteristics

Over Recommended Operating Conditions

| Parameter                     | Description <sup>1, 2, 3</sup>  | -35  |      | -37  |      | -42  |      | Units |
|-------------------------------|---|------|------|------|------|------|------|-------|
|                               |   | Min. | Max. | Min. | Max. | Min. | Max. |       |
| t <sub>PD</sub>               | 5-PT bypass combinatorial propagation delay                                       | —    | 3.5  | —    | 3.7  | —    | 4.2  | ns    |
| t <sub>PD_MC</sub>            | 20-PT combinatorial propagation delay through macrocell                           | —    | 4.4  | —    | 4.7  | —    | 5.7  | ns    |
| t <sub>S</sub>                | GLB register setup time before clock  | 2.2  | —    | 2.5  | —    | 2.7  | —    | ns    |
| t <sub>ST</sub>               | GLB register setup time before clock with T-type register                         | 2.4  | —    | 2.7  | —    | 2.9  | —    | ns    |
| t <sub>SIR</sub>              | GLB register setup time before clock, input register path                         | 1.0  | —    | 1.1  | —    | 1.3  | —    | ns    |
| t <sub>SIRZ</sub>             | GLB register setup time before clock with zero hold                               | 2.0  | —    | 2.1  | —    | 2.6  | —    | ns    |
| t <sub>H</sub>                | GLB register hold time after clock  | 0.0  | —    | 0.0  | —    | 0.0  | —    | ns    |
| t <sub>HT</sub>               | GLB register hold time after clock with T-type register                           | 0.0  | —    | 0.0  | —    | 0.0  | —    | ns    |
| t <sub>HIR</sub>              | GLB register hold time after clock, input register path                           | 1.0  | —    | 1.0  | —    | 1.3  | —    | ns    |
| t <sub>HIRZ</sub>             | GLB register hold time after clock, input register path with zero hold            | 0.0  | —    | 0.0  | —    | 0.0  | —    | ns    |
| t <sub>CO</sub>               | GLB register clock-to-output delay  | —    | 3.0  | —    | 3.2  | —    | 3.5  | ns    |
| t <sub>R</sub>                | External reset pin to output delay  | —    | 5.0  | —    | 6.0  | —    | 7.3  | ns    |
| t <sub>RW</sub>               | External reset pulse duration   | 1.5  | —    | 1.7  | —    | 2.0  | —    | ns    |
| t <sub>PTOE/DIS</sub>         | Input to output local product term output enable/disable                          | —    | 7.0  | —    | 8.0  | —    | 8.0  | ns    |
| t <sub>GPTOE/DIS</sub>        | Input to output global product term output enable/disable                         | —    | 6.5  | —    | 7.0  | —    | 8.0  | ns    |
| t <sub>GOE/DIS</sub>          | Global OE input to output enable/disable  | —    | 4.5  | —    | 4.5  | —    | 4.8  | ns    |
| t <sub>CW</sub>               | Global clock width, high or low   | 1.0  | —    | 1.5  | —    | 1.8  | —    | ns    |
| t <sub>GW</sub>               | Global gate width low (for low transparent) or high (for high transparent)        | 1.0  | —    | 1.5  | —    | 1.8  | —    | ns    |
| t <sub>WIR</sub>              | Input register clock width, high or low   | 1.0  | —    | 1.5  | —    | 1.8  | —    | ns    |
| f <sub>MAX</sub> <sup>4</sup> | Clock frequency with internal feedback  | —    | 267  | —    | 250  | —    | 220  | MHz   |
| f <sub>MAX</sub> (Ext.)       | clock frequency with external feedback, [1 / (t <sub>S</sub> + t <sub>CO</sub> )] | —    | 192  | —    | 175  | —    | 161  | MHz   |

1. Timing numbers are based on default LVCMOS 1.8 I/O buffers. Use timing adjusters provided to calculate other standards.

Timing v.2.2

2. Measured using standard switching GRP loading of 1 and 1 output switching.

3. Pulse widths and clock widths less than minimum will cause unknown behavior.


4. Standard 16-bit counter using GRP feedback.



## Timing Model

The task of determining the timing through the ispMACH 4000 family, like any CPLD, is relatively simple. The timing model provided in Figure 11 shows the specific delay paths. Once the implementation of a given function is determined either conceptually or from the software report file, the delay path of the function can easily be determined from the timing model. The Lattice design tools report the timing delays based on the same timing model for a particular design. Note that the internal timing parameters are given for reference only, and are not tested. The external timing parameters are tested and guaranteed for every device. For more information on the timing model and usage, refer to TN1004, [ispMACH 4000 Timing Model Design and Usage Guidelines](#).

**Figure 11. ispMACH 4000 Timing Model**



Note: Italicized items are optional delay adders.

---

**ispMACH 4000V/B/C Internal Timing Parameters (Cont.)****Over Recommended Operating Conditions**

| Parameter          | Description           | -5   |      | -75  |      | -10  |      | Units |
|--------------------|-----------------------|------|------|------|------|------|------|-------|
|                    |                       | Min. | Max. | Min. | Max. | Min. | Max. |       |
| t <sub>GPTOE</sub> | Global PT OE Delay    | —    | 5.58 | —    | 5.58 | —    | 5.78 | ns    |
| t <sub>PTOE</sub>  | Macrocell PT OE Delay | —    | 3.58 | —    | 4.28 | —    | 4.28 | ns    |


Timing v.3.2

Note: Internal Timing Parameters are not tested and are for reference only. Refer to the Timing Model in this data sheet for further details.


## Boundary Scan Waveforms and Timing Specifications

| Symbol       | Parameter  | Min. | Max. | Units |
|--------------|--|------|------|-------|
| $t_{BTCP}$   | TCK [BSCAN test] clock cycle                                   | 40   | —    | ns    |
| $t_{BTCH}$   | TCK [BSCAN test] pulse width high                              | 20   | —    | ns    |
| $t_{BTCL}$   | TCK [BSCAN test] pulse width low                               | 20   | —    | ns    |
| $t_{BTSU}$   | TCK [BSCAN test] setup time                                    | 8    | —    | ns    |
| $t_{BTH}$    | TCK [BSCAN test] hold time                                     | 10   | —    | ns    |
| $t_{BRF}$    | TCK [BSCAN test] rise and fall time                            | 50   | —    | mV/ns |
| $t_{BTCO}$   | TAP controller falling edge of clock to valid output           | —    | 10   | ns    |
| $t_{BTOZ}$   | TAP controller falling edge of clock to data output disable    | —    | 10   | ns    |
| $t_{BTVO}$   | TAP controller falling edge of clock to data output enable     | —    | 10   | ns    |
| $t_{BTCPSU}$ | BSCAN test Capture register setup time                         | 8    | —    | ns    |
| $t_{BTCPH}$  | BSCAN test Capture register hold time                          | 10   | —    | ns    |
| $t_{BTUCO}$  | BSCAN test Update reg, falling edge of clock to valid output   | —    | 25   | ns    |
| $t_{BTUOZ}$  | BSCAN test Update reg, falling edge of clock to output disable | —    | 25   | ns    |
| $t_{BTUOV}$  | BSCAN test Update reg, falling edge of clock to output enable  | —    | 25   | ns    |


## Power Consumption



Note: The devices are configured with maximum number of 16-bit counters, typical current at 1.8V, 25°C.



Note: The devices are configured with maximum number of 16-bit counters, typical current at 1.8V, 25°C.



Note: The devices are configured with maximum number of 16-bit counters, typical current at 3.3V, 2.5V, 25°C.

## Power Estimation Coefficients<sup>1</sup>

| Device          | A     | B     |
|-----------------|-------|-------|
| ispMACH 4032V/B | 11.3  | 0.010 |
| ispMACH 4032C   | 1.3   | 0.010 |
| ispMACH 4064V/B | 11.5  | 0.010 |
| ispMACH 4064C   | 1.5   | 0.010 |
| ispMACH 4128V/B | 11.5  | 0.011 |
| ispMACH 4128C   | 1.5   | 0.011 |
| ispMACH 4256V/B | 12    | 0.011 |
| ispMACH 4256C   | 2     | 0.011 |
| ispMACH 4384V/B | 12.5  | 0.013 |
| ispMACH 4384C   | 2.5   | 0.013 |
| ispMACH 4512V/B | 13    | 0.013 |
| ispMACH 4512C   | 3     | 0.013 |
| ispMACH 4032ZC  | 0.010 | 0.010 |
| ispMACH 4064ZC  | 0.011 | 0.010 |
| ispMACH 4128ZC  | 0.012 | 0.010 |
| ispMACH 4256ZC  | 0.013 | 0.010 |

1. For further information about the use of these coefficients, refer to TN1005, [Power Estimation in ispMACH 4000V/B/C/Z Devices](#).

**ispMACH 4000V/B/C/Z Power Supply and NC Connections<sup>1</sup>**

| Signal                 | 44-pin TQFP <sup>2</sup> | 48-pin TQFP <sup>2</sup> | 56-ball csBGA <sup>3</sup>                        | 100-pin TQFP <sup>2</sup> | 128-pin TQFP <sup>2</sup> |
|------------------------|--------------------------|--------------------------|---|---------------------------|---------------------------|
| VCC                    | 11, 33                   | 12, 36                   | K2, A9  | 25, 40, 75, 90            | 32, 51, 96, 115           |
| VCCO0<br>VCCO (Bank 0) | 6                        | 6                        | F3  | 13, 33, 95                | 3, 17, 30, 41, 122        |
| VCCO1<br>VCCO (Bank 1) | 28                       | 30                       | E8  | 45, 63, 83                | 58, 67, 81, 94, 105       |
| GND                    | 12, 34                   | 13, 37                   | H3, C8  | 1, 26, 51, 76             | 1, 33, 65, 97             |
| GND (Bank 0)           | 5                        | 5                        | D3  | 7, 18, 32, 96             | 10, 24, 40, 113, 123      |
| GND (Bank 1)           | 27                       | 29                       | G8  | 46, 57, 68, 82            | 49, 59, 74, 88, 104       |
| NC                     | —                        | —                        | <b>4032Z:</b> A8, B10, E1,<br>E3, F8, F10, J1, K3 | —                         | —                         |

1. All grounds must be electrically connected at the board level. However, for the purposes of I/O current loading, grounds are associated with the bank shown.
2. Pin orientation follows the conventional order from pin 1 marking of the top side view and counter-clockwise.
3. Pin orientation A1 starts from the upper left corner of the top side view with alphabetical order ascending vertically and numerical order ascending horizontally.

**ispMACH 4032V/B/C and 4064V/B/C Logic Signal Connections:  
44-Pin TQFP**

| Pin Number | Bank Number | ispMACH 4032V/B/C |                 | ispMACH 4064V/B/C |                |
|------------|-------------|-------------------|-----------------|-------------------|----------------|
|            |             | GLB/MC/Pad        | ORP             | GLB/MC/Pad        | ORP            |
| 1          | -           | TDI               | -               | TDI               | -              |
| 2          | 0           | A5                | A <sup>5</sup>  | A10               | A <sup>5</sup> |
| 3          | 0           | A6                | A <sup>6</sup>  | A12               | A <sup>6</sup> |
| 4          | 0           | A7                | A <sup>7</sup>  | A14               | A <sup>7</sup> |
| 5          | 0           | GND (Bank 0)      | -               | GND (Bank 0)      | -              |
| 6          | 0           | VCCO (Bank 0)     | -               | VCCO (Bank 0)     | -              |
| 7          | 0           | A8                | A <sup>8</sup>  | B0                | B <sup>0</sup> |
| 8          | 0           | A9                | A <sup>9</sup>  | B2                | B <sup>1</sup> |
| 9          | 0           | A10               | A <sup>10</sup> | B4                | B <sup>2</sup> |
| 10         | -           | TCK               | -               | TCK               | -              |
| 11         | -           | VCC               | -               | VCC               | -              |
| 12         | -           | GND               | -               | GND               | -              |
| 13         | 0           | A12               | A <sup>12</sup> | B8                | B <sup>4</sup> |
| 14         | 0           | A13               | A <sup>13</sup> | B10               | B <sup>5</sup> |
| 15         | 0           | A14               | A <sup>14</sup> | B12               | B <sup>6</sup> |
| 16         | 0           | A15               | A <sup>15</sup> | B14               | B <sup>7</sup> |
| 17         | 1           | CLK2/I            | -               | CLK2/I            | -              |
| 18         | 1           | B0                | B <sup>0</sup>  | C0                | C <sup>0</sup> |
| 19         | 1           | B1                | B <sup>1</sup>  | C2                | C <sup>1</sup> |
| 20         | 1           | B2                | B <sup>2</sup>  | C4                | C <sup>2</sup> |
| 21         | 1           | B3                | B <sup>3</sup>  | C6                | C <sup>3</sup> |
| 22         | 1           | B4                | B <sup>4</sup>  | C8                | C <sup>4</sup> |
| 23         | -           | TMS               | -               | TMS               | -              |
| 24         | 1           | B5                | B <sup>5</sup>  | C10               | C <sup>5</sup> |
| 25         | 1           | B6                | B <sup>6</sup>  | C12               | C <sup>6</sup> |
| 26         | 1           | B7                | B <sup>7</sup>  | C14               | C <sup>7</sup> |
| 27         | 1           | GND (Bank 1)      | -               | GND (Bank 1)      | -              |
| 28         | 1           | VCCO (Bank 1)     | -               | VCCO (Bank 1)     | -              |
| 29         | 1           | B8                | B <sup>8</sup>  | D0                | D <sup>0</sup> |
| 30         | 1           | B9                | B <sup>9</sup>  | D2                | D <sup>1</sup> |
| 31         | 1           | B10               | B <sup>10</sup> | D4                | D <sup>2</sup> |
| 32         | -           | TDO               | -               | TDO               | -              |
| 33         | -           | VCC               | -               | VCC               | -              |
| 34         | -           | GND               | -               | GND               | -              |
| 35         | 1           | B12               | B <sup>12</sup> | D8                | D <sup>4</sup> |
| 36         | 1           | B13               | B <sup>13</sup> | D10               | D <sup>5</sup> |
| 37         | 1           | B14               | B <sup>14</sup> | D12               | D <sup>6</sup> |
| 38         | 1           | B15/GOE1          | B <sup>15</sup> | D14/GOE1          | D <sup>7</sup> |
| 39         | 0           | CLK0/I            | -               | CLK0/I            | -              |
| 40         | 0           | A0/GOE0           | A <sup>0</sup>  | A0/GOE0           | A <sup>0</sup> |
| 41         | 0           | A1                | A <sup>1</sup>  | A2                | A <sup>1</sup> |

**ispMACH 4064Z, 4128Z and 4256Z Logic Signal Connections:  
132-Ball csBGA (Cont.)**

| Ball Number | Bank Number | ispMACH 4064Z   |                   | ispMACH 4128Z   |                   | ispMACH 4256Z  |                  |
|-------------|-------------|-----------------|-------------------|-----------------|-------------------|----------------|------------------|
|             |             | GLB/MC/Pad      | ORP               | GLB/MC/Pad      | ORP               | GLB/MC/Pad     | ORP              |
| D13         | 1           | D10             | D <sup>^</sup> 10 | G4              | G <sup>^</sup> 3  | N6             | N <sup>^</sup> 3 |
| D14         | 1           | D9              | D <sup>^</sup> 9  | G2              | G <sup>^</sup> 2  | N8             | N <sup>^</sup> 4 |
| D12         | 1           | D8              | D <sup>^</sup> 8  | G1              | G <sup>^</sup> 1  | N10            | N <sup>^</sup> 5 |
| C14         | 1           | I               | -                 | G0              | G <sup>^</sup> 0  | N12            | N <sup>^</sup> 6 |
| C13         | 1           | NC              | -                 | VCCO (Bank 1)   | -                 | VCCO (Bank 1)  | -                |
| B14         | -           | TDO             | -                 | TDO             | -                 | TDO            | -                |
| A14         | -           | VCC             | -                 | VCC             | -                 | VCC            | -                |
| A13         | -           | GND             | -                 | GND             | -                 | GND            | -                |
| B13         | 1           | NC              | -                 | H14             | H <sup>^</sup> 11 | O12            | O <sup>^</sup> 6 |
| A12         | 1           | I               | -                 | H13             | H <sup>^</sup> 10 | O10            | O <sup>^</sup> 5 |
| C12         | 1           | D7              | D <sup>^</sup> 7  | H12             | H <sup>^</sup> 9  | O8             | O <sup>^</sup> 4 |
| B12         | 1           | D6              | D <sup>^</sup> 6  | H10             | H <sup>^</sup> 8  | O6             | O <sup>^</sup> 3 |
| A11         | 1           | D5              | D <sup>^</sup> 5  | H9              | H <sup>^</sup> 7  | O4             | O <sup>^</sup> 2 |
| C11         | 1           | D4              | D <sup>^</sup> 4  | H8              | H <sup>^</sup> 6  | O2             | O <sup>^</sup> 1 |
| B11         | 1           | GND (Bank 1)    | -                 | GND (Bank 1)    | -                 | GND (Bank 1)   | -                |
| A10         | 1           | VCCO (Bank 1)   | -                 | VCCO (Bank 1)   | -                 | VCCO (Bank 1)  | -                |
| B10         | 1           | NC              | -                 | H6              | H <sup>^</sup> 5  | P12            | P <sup>^</sup> 6 |
| C10         | 1           | NC              | -                 | H5              | H <sup>^</sup> 4  | P10            | P <sup>^</sup> 5 |
| B9          | 1           | D3              | D <sup>^</sup> 3  | H4              | H <sup>^</sup> 3  | P8             | P <sup>^</sup> 4 |
| A9          | 1           | D2              | D <sup>^</sup> 2  | H2              | H <sup>^</sup> 2  | P6             | P <sup>^</sup> 3 |
| C9          | 1           | D1              | D <sup>^</sup> 1  | H1              | H <sup>^</sup> 1  | P4             | P <sup>^</sup> 2 |
| A8          | 1           | D0/GOE1         | D <sup>^</sup> 0  | H0/GOE1         | H <sup>^</sup> 0  | P2/GOE1        | P <sup>^</sup> 1 |
| B8          | 1           | CLK3/I          | -                 | CLK3/I          | -                 | CLK3/I         | -                |
| C8          | 0           | CLK0/I          | -                 | CLK0/I          | -                 | CLK0/I         | -                |
| B7          | -           | VCC             | -                 | VCC             | -                 | VCC            | -                |
| A7          | 0           | NC <sup>1</sup> | -                 | NC <sup>1</sup> | -                 | I <sup>1</sup> | -                |
| C7          | 0           | A0/GOE0         | A <sup>^</sup> 0  | A0/GOE0         | A <sup>^</sup> 0  | A2/GOE0        | A <sup>^</sup> 1 |
| A6          | 0           | A1              | A <sup>^</sup> 1  | A1              | A <sup>^</sup> 1  | A4             | A <sup>^</sup> 2 |
| B6          | 0           | A2              | A <sup>^</sup> 2  | A2              | A <sup>^</sup> 2  | A6             | A <sup>^</sup> 3 |
| C6          | 0           | A3              | A <sup>^</sup> 3  | A4              | A <sup>^</sup> 3  | A8             | A <sup>^</sup> 4 |
| B5          | 0           | NC              | -                 | A5              | A <sup>^</sup> 4  | A10            | A <sup>^</sup> 5 |
| A5          | 0           | NC              | -                 | A6              | A <sup>^</sup> 5  | A12            | A <sup>^</sup> 6 |
| C5          | 0           | VCCO (Bank 0)   | -                 | VCCO (Bank 0)   | -                 | VCCO (Bank 0)  | -                |
| B4          | 0           | GND (Bank 0)    | -                 | GND (Bank 0)    | -                 | GND (Bank 0)   | -                |
| A4          | 0           | NC              | -                 | A8              | A <sup>^</sup> 6  | B2             | B <sup>^</sup> 1 |
| C4          | 0           | A4              | A <sup>^</sup> 4  | A9              | A <sup>^</sup> 7  | B4             | B <sup>^</sup> 2 |
| A3          | 0           | A5              | A <sup>^</sup> 5  | A10             | A <sup>^</sup> 8  | B6             | B <sup>^</sup> 3 |
| B3          | 0           | A6              | A <sup>^</sup> 6  | A12             | A <sup>^</sup> 9  | B8             | B <sup>^</sup> 4 |
| A2          | 0           | A7              | A <sup>^</sup> 7  | A13             | A <sup>^</sup> 10 | B10            | B <sup>^</sup> 5 |
| A1          | 0           | NC              | -                 | A14             | A <sup>^</sup> 11 | B12            | B <sup>^</sup> 6 |

1. For device migration considerations, these NC pins are input signal pins in ispMACH 4256Z device.

**ispMACH 4256V/B/C/Z, 4384V/B/C, 4512V/B/C, Logic Signal Connections:  
176-Pin TQFP (Cont.)**

| Pin Number | Bank Number | ispMACH 4256V/B/C/Z |                | ispMACH 4384V/B/C |                 | ispMACH 4512V/B/C |                 |
|------------|-------------|---------------------|----------------|-------------------|-----------------|-------------------|-----------------|
|            |             | GLB/MC/Pad          | ORP            | GLB/MC/Pad        | ORP             | GLB/MC/Pad        | ORP             |
| 142        | 1           | O0                  | O <sup>0</sup> | GX0               | GX <sup>0</sup> | OX0               | OX <sup>0</sup> |
| 143        | 1           | GND (Bank 1)        | -              | GND (Bank 1)      | -               | GND (Bank 1)      | -               |
| 144        | 1           | VCCO (Bank 1)       | -              | VCCO (Bank 1)     | -               | VCCO (Bank 1)     | -               |
| 145        | 1           | P14                 | P <sup>7</sup> | HX14              | HX <sup>7</sup> | PX14              | PX <sup>7</sup> |
| 146        | 1           | P12                 | P <sup>6</sup> | HX12              | HX <sup>6</sup> | PX12              | PX <sup>6</sup> |
| 147        | 1           | P10                 | P <sup>5</sup> | HX10              | HX <sup>5</sup> | PX10              | PX <sup>5</sup> |
| 148        | 1           | P8                  | P <sup>4</sup> | HX8               | HX <sup>4</sup> | PX8               | PX <sup>4</sup> |
| 149        | 1           | P6                  | P <sup>3</sup> | HX6               | HX <sup>3</sup> | PX6               | PX <sup>3</sup> |
| 150        | 1           | P4                  | P <sup>2</sup> | HX4               | HX <sup>2</sup> | PX4               | PX <sup>2</sup> |
| 151        | 1           | P2/GOE1             | P <sup>1</sup> | HX2/GOE1          | HX <sup>1</sup> | PX2/GOE1          | PX <sup>1</sup> |
| 152        | 1           | P0                  | P <sup>0</sup> | HX0               | HX <sup>0</sup> | PX0               | PX <sup>0</sup> |
| 153        | -           | GND                 | -              | GND               | -               | GND               | -               |
| 154        | 1           | CLK3/I              | -              | CLK3/I            | -               | CLK3/I            | -               |
| 155        | 0           | GND (Bank 0)        | -              | GND (Bank 0)      | -               | GND (Bank 0)      | -               |
| 156        | 0           | CLK0/I              | -              | CLK0/I            | -               | CLK0/I            | -               |
| 157        | -           | VCC                 | -              | VCC               | -               | VCC               | -               |
| 158        | 0           | A0                  | A <sup>0</sup> | A0                | A <sup>0</sup>  | A0                | A <sup>0</sup>  |
| 159        | 0           | A2/GOE0             | A <sup>1</sup> | A2/GOE0           | A <sup>1</sup>  | A2/GOE0           | A <sup>1</sup>  |
| 160        | 0           | A4                  | A <sup>2</sup> | A4                | A <sup>2</sup>  | A4                | A <sup>2</sup>  |
| 161        | 0           | A6                  | A <sup>3</sup> | A6                | A <sup>3</sup>  | A6                | A <sup>3</sup>  |
| 162        | 0           | A8                  | A <sup>4</sup> | A8                | A <sup>4</sup>  | A8                | A <sup>4</sup>  |
| 163        | 0           | A10                 | A <sup>5</sup> | A10               | A <sup>5</sup>  | A10               | A <sup>5</sup>  |
| 164        | 0           | A12                 | A <sup>6</sup> | A12               | A <sup>6</sup>  | A12               | A <sup>6</sup>  |
| 165        | 0           | A14                 | A <sup>7</sup> | A14               | A <sup>7</sup>  | A14               | A <sup>7</sup>  |
| 166        | 0           | VCCO (Bank 0)       | -              | VCCO (Bank 0)     | -               | VCCO (Bank 0)     | -               |
| 167        | 0           | GND (Bank 0)        | -              | GND (Bank 0)      | -               | GND (Bank 0)      | -               |
| 168        | 0           | B0                  | B <sup>0</sup> | B0                | B <sup>0</sup>  | B0                | B <sup>0</sup>  |
| 169        | 0           | B2                  | B <sup>1</sup> | B2                | B <sup>1</sup>  | B2                | B <sup>1</sup>  |
| 170        | 0           | B4                  | B <sup>2</sup> | B4                | B <sup>2</sup>  | B4                | B <sup>2</sup>  |
| 171        | 0           | B6                  | B <sup>3</sup> | B6                | B <sup>3</sup>  | B6                | B <sup>3</sup>  |
| 172        | 0           | B8                  | B <sup>4</sup> | B8                | B <sup>4</sup>  | B8                | B <sup>4</sup>  |
| 173        | 0           | B10                 | B <sup>5</sup> | B10               | B <sup>5</sup>  | B10               | B <sup>5</sup>  |
| 174        | 0           | B12                 | B <sup>6</sup> | B12               | B <sup>6</sup>  | B12               | B <sup>6</sup>  |
| 175        | 0           | B14                 | B <sup>7</sup> | B14               | B <sup>7</sup>  | B14               | B <sup>7</sup>  |
| 176        | -           | VCC                 | -              | VCC               | -               | VCC               | -               |



**ispMACH 4256V/B/C, 4384V/B/C, 4512V/B/C Logic Signal Connections:  
256-Ball ftBGA/fpBGA (Cont.)**

| Ball Number | I/O Bank | ispMACH 4256V/B/C<br>128-I/O |                | ispMACH 4256V/B/C<br>160-I/O |                | ispMACH 4384V/B/C |                 | ispMACH 4512V/B/C |                 |
|-------------|----------|------------------------------|----------------|------------------------------|----------------|-------------------|-----------------|-------------------|-----------------|
|             |          | GLB/MC/Pad                   | ORP            | GLB/MC/Pad                   | ORP            | GLB/MC/Pad        | ORP             | GLB/MC/Pad        | ORP             |
| H15         | 1        | M2                           | M <sup>1</sup> | M1                           | M <sup>1</sup> | DX2               | DX <sup>1</sup> | JX2               | JX <sup>1</sup> |
| H14         | 1        | M4                           | M <sup>2</sup> | M2                           | M <sup>2</sup> | DX4               | DX <sup>2</sup> | JX4               | JX <sup>2</sup> |
| H13         | 1        | M6                           | M <sup>3</sup> | M4                           | M <sup>3</sup> | DX6               | DX <sup>3</sup> | JX6               | JX <sup>3</sup> |
| G16         | 1        | M8                           | M <sup>4</sup> | M6                           | M <sup>4</sup> | DX8               | DX <sup>4</sup> | JX8               | JX <sup>4</sup> |
| H12         | 1        | M10                          | M <sup>5</sup> | M8                           | M <sup>5</sup> | DX10              | DX <sup>5</sup> | JX10              | JX <sup>5</sup> |
| G15         | 1        | M12                          | M <sup>6</sup> | M9                           | M <sup>6</sup> | DX12              | DX <sup>6</sup> | JX12              | JX <sup>6</sup> |
| H11         | 1        | M14                          | M <sup>7</sup> | M10                          | M <sup>7</sup> | DX14              | DX <sup>7</sup> | JX14              | JX <sup>7</sup> |
| F16         | 1        | NC                           | -              | M12                          | M <sup>8</sup> | CX0               | CX <sup>0</sup> | IX0               | IX <sup>0</sup> |
| G13         | 1        | NC                           | -              | M14                          | M <sup>9</sup> | CX2               | CX <sup>1</sup> | IX4               | IX <sup>1</sup> |
| G14         | 1        | NC                           | -              | NC                           | -              | EX14              | EX <sup>7</sup> | KX0               | KX <sup>0</sup> |
| F15         | 1        | NC                           | -              | NC                           | -              | EX12              | EX <sup>6</sup> | KX2               | KX <sup>1</sup> |
| E16         | 1        | NC                           | -              | NC                           | -              | NC                | -               | KX4               | KX <sup>2</sup> |
| -           | 1        | GND (Bank 1)                 | -              | GND (Bank 1)                 | -              | GND (Bank 1)      | -               | GND (Bank 1)      | -               |
| -           | 1        | -                            | -              | VCCO (Bank 1)                | -              | VCCO (Bank 1)     | -               | VCCO (Bank 1)     | -               |
| E15         | 1        | NC                           | -              | NC                           | -              | NC                | -               | KX6               | KX <sup>3</sup> |
| G12         | 1        | NC                           | -              | NC                           | -              | EX10              | EX <sup>5</sup> | KX8               | KX <sup>4</sup> |
| E13         | 1        | NC                           | -              | NC                           | -              | EX8               | EX <sup>4</sup> | KX10              | KX <sup>5</sup> |
| D16         | 1        | NC                           | -              | N0                           | N <sup>0</sup> | CX4               | CX <sup>2</sup> | IX8               | IX <sup>2</sup> |
| E14         | 1        | NC                           | -              | N1                           | N <sup>1</sup> | CX6               | CX <sup>3</sup> | IX12              | IX <sup>3</sup> |
| G11         | 1        | N0                           | N <sup>0</sup> | N2                           | N <sup>2</sup> | FX0               | FX <sup>0</sup> | NX0               | NX <sup>0</sup> |
| D15         | 1        | N2                           | N <sup>1</sup> | N4                           | N <sup>3</sup> | FX2               | FX <sup>1</sup> | NX2               | NX <sup>1</sup> |
| F11         | 1        | N4                           | N <sup>2</sup> | N6                           | N <sup>4</sup> | FX4               | FX <sup>2</sup> | NX4               | NX <sup>2</sup> |
| C16         | 1        | N6                           | N <sup>3</sup> | N8                           | N <sup>5</sup> | FX6               | FX <sup>3</sup> | NX6               | NX <sup>3</sup> |
| F12         | 1        | N8                           | N <sup>4</sup> | N9                           | N <sup>6</sup> | FX8               | FX <sup>4</sup> | NX8               | NX <sup>4</sup> |
| D14         | 1        | N10                          | N <sup>5</sup> | N10                          | N <sup>7</sup> | FX10              | FX <sup>5</sup> | NX10              | NX <sup>5</sup> |
| C15         | 1        | N12                          | N <sup>6</sup> | N12                          | N <sup>8</sup> | FX12              | FX <sup>6</sup> | NX12              | NX <sup>6</sup> |
| B16         | 1        | N14                          | N <sup>7</sup> | N14                          | N <sup>9</sup> | FX14              | FX <sup>7</sup> | NX14              | NX <sup>7</sup> |
| -           | 1        | VCCO (Bank 1)                | -              | VCCO (Bank 1)                | -              | VCCO (Bank 1)     | -               | VCCO (Bank 1)     | -               |
| C14         | -        | TDO                          | -              | TDO                          | -              | TDO               | -               | TDO               | -               |
| -           | -        | VCC                          | -              | VCC                          | -              | VCC               | -               | VCC               | -               |
| -           | -        | GND                          | -              | GND                          | -              | GND               | -               | GND               | -               |
| -           | 1        | -                            | -              | GND (Bank 1)                 | -              | GND (Bank 1)      | -               | GND (Bank 1)      | -               |
| A15         | 1        | NC                           | -              | NC                           | -              | EX6               | EX <sup>3</sup> | KX12              | KX <sup>6</sup> |
| B14         | 1        | NC                           | -              | NC                           | -              | EX4               | EX <sup>2</sup> | KX14              | KX <sup>7</sup> |
| E12         | 1        | O14                          | O <sup>7</sup> | O14                          | O <sup>9</sup> | GX14              | GX <sup>7</sup> | OX14              | OX <sup>7</sup> |
| A14         | 1        | O12                          | O <sup>6</sup> | O12                          | O <sup>8</sup> | GX12              | GX <sup>6</sup> | OX12              | OX <sup>6</sup> |
| C13         | 1        | O10                          | O <sup>5</sup> | O10                          | O <sup>7</sup> | GX10              | GX <sup>5</sup> | OX10              | OX <sup>5</sup> |
| D13         | 1        | O8                           | O <sup>4</sup> | O9                           | O <sup>6</sup> | GX8               | GX <sup>4</sup> | OX8               | OX <sup>4</sup> |
| E11         | 1        | O6                           | O <sup>3</sup> | O8                           | O <sup>5</sup> | GX6               | GX <sup>3</sup> | OX6               | OX <sup>3</sup> |
| B13         | 1        | O4                           | O <sup>2</sup> | O6                           | O <sup>4</sup> | GX4               | GX <sup>2</sup> | OX4               | OX <sup>2</sup> |
| F10         | 1        | O2                           | O <sup>1</sup> | O4                           | O <sup>3</sup> | GX2               | GX <sup>1</sup> | OX2               | OX <sup>1</sup> |

## Ordering Information

Note: ispMACH 4000 devices are all dual marked except the slowest commercial speed grade ispMACH 4000Z devices. For example, the commercial speed grade LC4128C-5T100C is also marked with the industrial grade -75I. The commercial grade is always one speed grade faster than the associated dual mark industrial grade. The slowest commercial speed grade ispMACH 4000Z devices are marked as commercial grade only.

## Conventional Packaging

### ispMACH 4000ZC (Zero Power, 1.8V) Commercial Devices

| Device   | Part Number      | Macrocells | Voltage | t <sub>PD</sub> | Package | Pin/Ball Count | I/O | Grade |
|----------|------------------|------------|---------|-----------------|---------|----------------|-----|-------|
| LC4032ZC | LC4032ZC-35M56C  | 32         | 1.8     | 3.5             | csBGA   | 56             | 32  | C     |
|          | LC4032ZC-5M56C   | 32         | 1.8     | 5               | csBGA   | 56             | 32  | C     |
|          | LC4032ZC-75M56C  | 32         | 1.8     | 7.5             | csBGA   | 56             | 32  | C     |
|          | LC4032ZC-35T48C  | 32         | 1.8     | 3.5             | TQFP    | 48             | 32  | C     |
|          | LC4032ZC-5T48C   | 32         | 1.8     | 5               | TQFP    | 48             | 32  | C     |
|          | LC4032ZC-75T48C  | 32         | 1.8     | 7.5             | TQFP    | 48             | 32  | C     |
| LC4064ZC | LC4064ZC-37M132C | 64         | 1.8     | 3.7             | csBGA   | 132            | 64  | C     |
|          | LC4064ZC-5M132C  | 64         | 1.8     | 5               | csBGA   | 132            | 64  | C     |
|          | LC4064ZC-75M132C | 64         | 1.8     | 7.5             | csBGA   | 132            | 64  | C     |
|          | LC4064ZC-37T100C | 64         | 1.8     | 3.7             | TQFP    | 100            | 64  | C     |
|          | LC4064ZC-5T100C  | 64         | 1.8     | 5               | TQFP    | 100            | 64  | C     |
|          | LC4064ZC-75T100C | 64         | 1.8     | 7.5             | TQFP    | 100            | 64  | C     |
|          | LC4064ZC-37M56C  | 64         | 1.8     | 3.7             | csBGA   | 56             | 32  | C     |
|          | LC4064ZC-5M56C   | 64         | 1.8     | 5               | csBGA   | 56             | 32  | C     |
|          | LC4064ZC-75M56C  | 64         | 1.8     | 7.5             | csBGA   | 56             | 32  | C     |
|          | LC4064ZC-37T48C  | 64         | 1.8     | 3.7             | TQFP    | 48             | 32  | C     |
|          | LC4064ZC-5T48C   | 64         | 1.8     | 5               | TQFP    | 48             | 32  | C     |
|          | LC4064ZC-75T48C  | 64         | 1.8     | 7.5             | TQFP    | 48             | 32  | C     |
| LC4128ZC | LC4128ZC-42M132C | 128        | 1.8     | 4.2             | csBGA   | 132            | 96  | C     |
|          | LC4128ZC-75M132C | 128        | 1.8     | 7.5             | csBGA   | 132            | 96  | C     |
|          | LC4128ZC-42T100C | 128        | 1.8     | 4.2             | TQFP    | 100            | 64  | C     |
|          | LC4128ZC-75T100C | 128        | 1.8     | 7.5             | TQFP    | 100            | 64  | C     |
| LC4256ZC | LC4256ZC-45T176C | 256        | 1.8     | 4.5             | TQFP    | 176            | 128 | C     |
|          | LC4256ZC-75T176C | 256        | 1.8     | 7.5             | TQFP    | 176            | 128 | C     |
|          | LC4256ZC-45M132C | 256        | 1.8     | 4.5             | csBGA   | 132            | 96  | C     |
|          | LC4256ZC-75M132C | 256        | 1.8     | 7.5             | csBGA   | 132            | 96  | C     |
|          | LC4256ZC-45T100C | 256        | 1.8     | 4.5             | TQFP    | 100            | 64  | C     |
|          | LC4256ZC-75T100C | 256        | 1.8     | 7.5             | TQFP    | 100            | 64  | C     |

### ispMACH 4000ZC (1.8V, Zero Power) Industrial Devices

| Device   | Part Number     | Macrocells | Voltage | t <sub>PD</sub> | Package | Pin/Ball Count | I/O | Grade |
|----------|-----------------|------------|---------|-----------------|---------|----------------|-----|-------|
| LC4032ZC | LC4032ZC-5M56I  | 32         | 1.8     | 5               | csBGA   | 56             | 32  | I     |
|          | LC4032ZC-75M56I | 32         | 1.8     | 7.5             | csBGA   | 56             | 32  | I     |
|          | LC4032ZC-5T48I  | 32         | 1.8     | 5               | TQFP    | 48             | 32  | I     |
|          | LC4032ZC-75T48I | 32         | 1.8     | 7.5             | TQFP    | 48             | 32  | I     |

## ispMACH 4000C (1.8V) Industrial Devices

| Family  | Part Number                   | Macrocells | Voltage | t <sub>PD</sub> | Package | Pin/Ball Count | I/O | Grade |
|---------|-------------------------------|------------|---------|-----------------|---------|----------------|-----|-------|
| LC4032C | LC4032C-5T48I                 | 32         | 1.8     | 5               | TQFP    | 48             | 32  | I     |
|         | LC4032C-75T48I                | 32         | 1.8     | 7.5             | TQFP    | 48             | 32  | I     |
|         | LC4032C-10T48I                | 32         | 1.8     | 10              | TQFP    | 48             | 32  | I     |
|         | LC4032C-5T44I                 | 32         | 1.8     | 5               | TQFP    | 44             | 30  | I     |
|         | LC4032C-75T44I                | 32         | 1.8     | 7.5             | TQFP    | 44             | 30  | I     |
|         | LC4032C-10T44I                | 32         | 1.8     | 10              | TQFP    | 44             | 30  | I     |
| LC4064C | LC4064C-5T100I                | 64         | 1.8     | 5               | TQFP    | 100            | 64  | I     |
|         | LC4064C-75T100I               | 64         | 1.8     | 7.5             | TQFP    | 100            | 64  | I     |
|         | LC4064C-10T100I               | 64         | 1.8     | 10              | TQFP    | 100            | 64  | I     |
|         | LC4064C-5T48I                 | 64         | 1.8     | 5               | TQFP    | 48             | 32  | I     |
|         | LC4064C-75T48I                | 64         | 1.8     | 7.5             | TQFP    | 48             | 32  | I     |
|         | LC4064C-10T48I                | 64         | 1.8     | 10              | TQFP    | 48             | 32  | I     |
|         | LC4064C-5T44I                 | 64         | 1.8     | 5               | TQFP    | 44             | 30  | I     |
|         | LC4064C-75T44I                | 64         | 1.8     | 7.5             | TQFP    | 44             | 30  | I     |
|         | LC4064C-10T44I                | 64         | 1.8     | 10              | TQFP    | 44             | 30  | I     |
| LC4128C | LC4128C-5T128I                | 128        | 1.8     | 5               | TQFP    | 128            | 92  | I     |
|         | LC4128C-75T128I               | 128        | 1.8     | 7.5             | TQFP    | 128            | 92  | I     |
|         | LC4128C-10T128I               | 128        | 1.8     | 10              | TQFP    | 128            | 92  | I     |
|         | LC4128C-5T100I                | 128        | 1.8     | 5               | TQFP    | 100            | 64  | I     |
|         | LC4128C-75T100I               | 128        | 1.8     | 7.5             | TQFP    | 100            | 64  | I     |
|         | LC4128C-10T100I               | 128        | 1.8     | 10              | TQFP    | 100            | 64  | I     |
| LC4256C | LC4256C-5FT256AI              | 256        | 1.8     | 5               | ftBGA   | 256            | 128 | I     |
|         | LC4256C-75FT256AI             | 256        | 1.8     | 7.5             | ftBGA   | 256            | 128 | I     |
|         | LC4256C-10FT256AI             | 256        | 1.8     | 10              | ftBGA   | 256            | 128 | I     |
|         | LC4256C-5FT256BI              | 256        | 1.8     | 5               | ftBGA   | 256            | 160 | I     |
|         | LC4256C-75FT256BI             | 256        | 1.8     | 7.5             | ftBGA   | 256            | 160 | I     |
|         | LC4256C-10FT256BI             | 256        | 1.8     | 10              | ftBGA   | 256            | 160 | I     |
|         | LC4256C-5F256AI <sup>1</sup>  | 256        | 1.8     | 5               | fpBGA   | 256            | 128 | I     |
|         | LC4256C-75F256AI <sup>1</sup> | 256        | 1.8     | 7.5             | fpBGA   | 256            | 128 | I     |
|         | LC4256C-10F256AI <sup>1</sup> | 256        | 1.8     | 10              | fpBGA   | 256            | 128 | I     |
|         | LC4256C-5F256BI <sup>1</sup>  | 256        | 1.8     | 5               | fpBGA   | 256            | 160 | I     |
|         | LC4256C-75F256BI <sup>1</sup> | 256        | 1.8     | 7.5             | fpBGA   | 256            | 160 | I     |
|         | LC4256C-10F256BI <sup>1</sup> | 256        | 1.8     | 10              | fpBGA   | 256            | 160 | I     |
|         | LC4256C-5T176I                | 256        | 1.8     | 5               | TQFP    | 176            | 128 | I     |
|         | LC4256C-75T176I               | 256        | 1.8     | 7.5             | TQFP    | 176            | 128 | I     |
|         | LC4256C-10T176I               | 256        | 1.8     | 10              | TQFP    | 176            | 128 | I     |
|         | LC4256C-5T100I                | 256        | 1.8     | 5               | TQFP    | 100            | 64  | I     |
|         | LC4256C-75T100I               | 256        | 1.8     | 7.5             | TQFP    | 100            | 64  | I     |
|         | LC4256C-10T100I               | 256        | 1.8     | 10              | TQFP    | 100            | 64  | I     |

## ispMACH 4000V (3.3V) Commercial Devices (Cont.)

| Device  | Part Number                   | Macrocells | Voltage | t <sub>PD</sub> | Package | Pin/Ball Count | I/O | Grade |
|---------|-------------------------------|------------|---------|-----------------|---------|----------------|-----|-------|
| LC4128V | LC4128V-27T144C               | 128        | 3.3     | 2.7             | TQFP    | 144            | 96  | C     |
|         | LC4128V-5T144C                | 128        | 3.3     | 5               | TQFP    | 144            | 96  | C     |
|         | LC4128V-75T144C               | 128        | 3.3     | 7.5             | TQFP    | 144            | 96  | C     |
|         | LC4128V-27T128C               | 128        | 3.3     | 2.7             | TQFP    | 128            | 92  | C     |
|         | LC4128V-5T128C                | 128        | 3.3     | 5               | TQFP    | 128            | 92  | C     |
|         | LC4128V-75T128C               | 128        | 3.3     | 7.5             | TQFP    | 128            | 92  | C     |
|         | LC4128V-27T100C               | 128        | 3.3     | 2.7             | TQFP    | 100            | 64  | C     |
|         | LC4128V-5T100C                | 128        | 3.3     | 5               | TQFP    | 100            | 64  | C     |
|         | LC4128V-75T100C               | 128        | 3.3     | 7.5             | TQFP    | 100            | 64  | C     |
| LC4256V | LC4256V-3FT256AC              | 256        | 3.3     | 3               | ftBGA   | 256            | 128 | C     |
|         | LC4256V-5FT256AC              | 256        | 3.3     | 5               | ftBGA   | 256            | 128 | C     |
|         | LC4256V-75FT256AC             | 256        | 3.3     | 7.5             | ftBGA   | 256            | 128 | C     |
|         | LC4256V-3FT256BC              | 256        | 3.3     | 3               | ftBGA   | 256            | 160 | C     |
|         | LC4256V-5FT256BC              | 256        | 3.3     | 5               | ftBGA   | 256            | 160 | C     |
|         | LC4256V-75FT256BC             | 256        | 3.3     | 7.5             | ftBGA   | 256            | 160 | C     |
|         | LC4256V-3F256AC <sup>1</sup>  | 256        | 3.3     | 3               | fpBGA   | 256            | 128 | C     |
|         | LC4256V-5F256AC <sup>1</sup>  | 256        | 3.3     | 5               | fpBGA   | 256            | 128 | C     |
|         | LC4256V-75F256AC <sup>1</sup> | 256        | 3.3     | 7.5             | fpBGA   | 256            | 128 | C     |
|         | LC4256V-3F256BC <sup>1</sup>  | 256        | 3.3     | 3               | fpBGA   | 256            | 160 | C     |
|         | LC4256V-5F256BC <sup>1</sup>  | 256        | 3.3     | 5               | fpBGA   | 256            | 160 | C     |
|         | LC4256V-75F256BC <sup>1</sup> | 256        | 3.3     | 7.5             | fpBGA   | 256            | 160 | C     |
|         | LC4256V-3T176C                | 256        | 3.3     | 3               | TQFP    | 176            | 128 | C     |
|         | LC4256V-5T176C                | 256        | 3.3     | 5               | TQFP    | 176            | 128 | C     |
|         | LC4256V-75T176C               | 256        | 3.3     | 7.5             | TQFP    | 176            | 128 | C     |
|         | LC4256V-3T144C                | 256        | 3.3     | 3               | TQFP    | 144            | 96  | C     |
|         | LC4256V-5T144C                | 256        | 3.3     | 5               | TQFP    | 144            | 96  | C     |
|         | LC4256V-75T144C               | 256        | 3.3     | 7.5             | TQFP    | 144            | 96  | C     |
|         | LC4256V-3T100C                | 256        | 3.3     | 3               | TQFP    | 100            | 64  | C     |
|         | LC4256V-5T100C                | 256        | 3.3     | 5               | TQFP    | 100            | 64  | C     |
|         | LC4256V-75T100C               | 256        | 3.3     | 7.5             | TQFP    | 100            | 64  | C     |
| LC4384V | LC4384V-35FT256C              | 384        | 3.3     | 3.5             | ftBGA   | 256            | 192 | C     |
|         | LC4384V-5FT256C               | 384        | 3.3     | 5               | ftBGA   | 256            | 192 | C     |
|         | LC4384V-75FT256C              | 384        | 3.3     | 7.5             | ftBGA   | 256            | 192 | C     |
|         | LC4384V-35F256C <sup>1</sup>  | 384        | 3.3     | 3.5             | fpBGA   | 256            | 192 | C     |
|         | LC4384V-5F256C <sup>1</sup>   | 384        | 3.3     | 5               | fpBGA   | 256            | 192 | C     |
|         | LC4384V-75F256C <sup>1</sup>  | 384        | 3.3     | 7.5             | fpBGA   | 256            | 192 | C     |
|         | LC4384V-35T176C               | 384        | 3.3     | 3.5             | TQFP    | 176            | 128 | C     |
|         | LC4384V-5T176C                | 384        | 3.3     | 5               | TQFP    | 176            | 128 | C     |
|         | LC4384V-75T176C               | 384        | 3.3     | 7.5             | TQFP    | 176            | 128 | C     |

**ispMACH 4000C (1.8V) Lead-Free Commercial Devices (Cont.)**

| Device  | Part Number                   | Macrocells | Voltage | t <sub>PD</sub> | Package         | Pin/Ball Count | I/O | Grade |
|---------|-------------------------------|------------|---------|-----------------|-----------------|----------------|-----|-------|
| LC4512C | LC4512C-35FTN256C             | 512        | 1.8     | 3.5             | Lead-free ftBGA | 256            | 208 | C     |
|         | LC4512C-5FTN256C              | 512        | 1.8     | 5               | Lead-free ftBGA | 256            | 208 | C     |
|         | LC4512C-75FTN256C             | 512        | 1.8     | 7.5             | Lead-free ftBGA | 256            | 208 | C     |
|         | LC4512C-35FN256C <sup>1</sup> | 512        | 1.8     | 3.5             | Lead-free fpBGA | 256            | 208 | C     |
|         | LC4512C-5FN256C <sup>1</sup>  | 512        | 1.8     | 5               | Lead-free fpBGA | 256            | 208 | C     |
|         | LC4512C-75FN256C <sup>1</sup> | 512        | 1.8     | 7.5             | Lead-free fpBGA | 256            | 208 | C     |
|         | LC4512C-35TN176C              | 512        | 1.8     | 3.5             | Lead-free TQFP  | 176            | 128 | C     |
|         | LC4512C-5TN176C               | 512        | 1.8     | 5               | Lead-free TQFP  | 176            | 128 | C     |
|         | LC4512C-75TN176C              | 512        | 1.8     | 7.5             | Lead-free TQFP  | 176            | 128 | C     |

1. Use ftBGA package. fpBGA package devices have been discontinued via PCN#14A-07.

**ispMACH 4000C (1.8V) Lead-Free Industrial Devices**

| Device  | Part Number      | Macrocells | Voltage | t <sub>PD</sub> | Package        | Pin/Ball Count | I/O | Grade |
|---------|------------------|------------|---------|-----------------|----------------|----------------|-----|-------|
| LC4032C | LC4032C-5TN48I   | 32         | 1.8     | 5               | Lead-free TQFP | 48             | 32  | I     |
|         | LC4032C-75TN48I  | 32         | 1.8     | 7.5             | Lead-free TQFP | 48             | 32  | I     |
|         | LC4032C-10TN48I  | 32         | 1.8     | 10              | Lead-free TQFP | 48             | 32  | I     |
|         | LC4032C-5TN44I   | 32         | 1.8     | 5               | Lead-free TQFP | 44             | 30  | I     |
|         | LC4032C-75TN44I  | 32         | 1.8     | 7.5             | Lead-free TQFP | 44             | 30  | I     |
|         | LC4032C-10TN44I  | 32         | 1.8     | 10              | Lead-free TQFP | 44             | 30  | I     |
| LC4064C | LC4064C-5TN100I  | 64         | 1.8     | 5               | Lead-free TQFP | 100            | 64  | I     |
|         | LC4064C-75TN100I | 64         | 1.8     | 7.5             | Lead-free TQFP | 100            | 64  | I     |
|         | LC4064C-10TN100I | 64         | 1.8     | 10              | Lead-free TQFP | 100            | 64  | I     |
|         | LC4064C-5TN48I   | 64         | 1.8     | 5               | Lead-free TQFP | 48             | 32  | I     |
|         | LC4064C-75TN48I  | 64         | 1.8     | 7.5             | Lead-free TQFP | 48             | 32  | I     |
|         | LC4064C-10TN48I  | 64         | 1.8     | 10              | Lead-free TQFP | 48             | 32  | I     |
|         | LC4064C-5TN44I   | 64         | 1.8     | 5               | Lead-free TQFP | 44             | 30  | I     |
|         | LC4064C-75TN44I  | 64         | 1.8     | 5               | Lead-free TQFP | 44             | 30  | I     |
|         | LC4064C-10TN44I  | 64         | 1.8     | 10              | Lead-free TQFP | 44             | 30  | I     |
| LC4128C | LC4128C-5TN128I  | 128        | 1.8     | 5               | Lead-free TQFP | 128            | 92  | I     |
|         | LC4128C-75TN128I | 128        | 1.8     | 7.5             | Lead-free TQFP | 128            | 92  | I     |
|         | LC4128C-10TN128I | 128        | 1.8     | 10              | Lead-free TQFP | 128            | 92  | I     |
|         | LC4128C-5TN100I  | 128        | 1.8     | 5               | Lead-free TQFP | 100            | 64  | I     |
|         | LC4128C-75TN100I | 128        | 1.8     | 7.5             | Lead-free TQFP | 100            | 64  | I     |
|         | LC4128C-10TN100I | 128        | 1.8     | 10              | Lead-free TQFP | 100            | 64  | I     |