



Welcome to **E-XFL.COM**

Understanding Embedded - CPLDs (Complex Programmable Logic Devices)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.


Applications of Embedded - CPLDs

Details	
Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	5 ns
/oltage Supply - Internal	1.65V ~ 1.95V
Number of Logic Elements/Blocks	16
lumber of Macrocells	256
lumber of Gates	-
lumber of I/O	128
perating Temperature	0°C ~ 90°C (TJ)
Nounting Type	Surface Mount
ackage / Case	176-LQFP
Supplier Device Package	176-TQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4256c-5t176c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Figure 1. Functional Block Diagram



The I/Os in the ispMACH 4000 are split into two banks. Each bank has a separate I/O power supply. Inputs can support a variety of standards independent of the chip or bank power supply. Outputs support the standards compatible with the power supply provided to the bank. Support for a variety of standards helps designers implement designs in mixed voltage environments. In addition, 5V tolerant inputs are specified within an I/O bank that is connected to V_{CCO} of 3.0V to 3.6V for LVCMOS 3.3, LVTTL and PCI interfaces.


ispMACH 4000 Architecture

There are a total of two GLBs in the ispMACH 4032, increasing to 32 GLBs in the ispMACH 4512. Each GLB has 36 inputs. All GLB inputs come from the GRP and all outputs from the GLB are brought back into the GRP to be connected to the inputs of any other GLB on the device. Even if feedback signals return to the same GLB, they still must go through the GRP. This mechanism ensures that GLBs communicate with each other with consistent and predictable delays. The outputs from the GLB are also sent to the ORP. The ORP then sends them to the associated I/O cells in the I/O block.

Generic Logic Block

The ispMACH 4000 GLB consists of a programmable AND array, logic allocator, 16 macrocells and a GLB clock generator. Macrocells are decoupled from the product terms through the logic allocator and the I/O pins are decoupled from macrocells through the ORP. Figure 2 illustrates the GLB.

Figure 3. AND Array



Enhanced Logic Allocator

Within the logic allocator, product terms are allocated to macrocells in product term clusters. Each product term cluster is associated with a macrocell. The cluster size for the ispMACH 4000 family is 4+1 (total 5) product terms. The software automatically considers the availability and distribution of product term clusters as it fits the functions within a GLB. The logic allocator is designed to provide three speed paths: 5-PT fast bypass path, 20-PT Speed Locking path and an up to 80-PT path. The availability of these three paths lets designers trade timing variability for increased performance.

The enhanced Logic Allocator of the ispMACH 4000 family consists of the following blocks:

- Product Term Allocator
- Cluster Allocator
- Wide Steering Logic

Figure 4 shows a macrocell slice of the Logic Allocator. There are 16 such slices in the GLB.

Figure 4. Macrocell Slice




Table 5. Product Term Expansion Capability


Expansion Chains	Macrocells Associated with Expansion Chain (with Wrap Around)	Max PT/ Macrocell
Chain-0	M0 M4 M8 M12 M0	75
Chain-1	M1 M5 M9 M13 M1	80
Chain-2	M2 M6 M10 M14 M2	75
Chain-3	M3 M7 M11 M15 M3	70

Every time the super cluster allocator is used, there is an incremental delay of t_{EXP}. When the super cluster allocator is used, all destinations other than the one being steered to, are given the value of ground (i.e., if the super cluster is steered to M (n+4), then M (n) is ground).

Macrocell

The 16 macrocells in the GLB are driven by the 16 outputs from the logic allocator. Each macrocell contains a programmable XOR gate, a programmable register/latch, along with routing for the logic and control functions. Figure 5 shows a graphical representation of the macrocell. The macrocells feed the ORP and GRP. A direct input from the I/O cell allows designers to use the macrocell to construct high-speed input registers. A programmable delay in this path allows designers to choose between the fastest possible set-up time and zero hold time.

Figure 5. Macrocell



Enhanced Clock Multiplexer

The clock input to the flip-flop can select any of the four block clocks along with the shared PT clock, and true and complement forms of the optional individual term clock. An 8:1 multiplexer structure is used to select the clock. The eight sources for the clock multiplexer are as follows:

- Block CLK0
- Block CLK1


Output Routing Pool (ORP)

The Output Routing Pool allows macrocell outputs to be connected to any of several I/O cells within an I/O block. This provides greater flexibility in determining the pinout and allows design changes to occur without affecting the pinout. The output routing pool also provides a parallel capability for routing macrocell-level OE product terms. This allows the OE product term to follow the macrocell output as it is switched between I/O cells. Additionally, the output routing pool allows the macrocell output or true and complement forms of the 5-PT bypass signal to bypass the output routing multiplexers and feed the I/O cell directly. The enhanced ORP of the ispMACH 4000 family consists of the following elements:

- · Output Routing Multiplexers
- OE Routing Multiplexers
- Output Routing Pool Bypass Multiplexers

Figure 7 shows the structure of the ORP from the I/O cell perspective. This is referred to as an ORP slice. Each ORP has as many ORP slices as there are I/O cells in the corresponding I/O block.

Figure 7. ORP Slice



Output Routing Multiplexers

The details of connections between the macrocells and the I/O cells vary across devices and within a device dependent on the maximum number of I/Os available. Tables 5-9 provide the connection details.

Table 6. ORP Combinations for I/O Blocks with 8 I/Os

I/O Cell	Available Macrocells
I/O 0	M0, M1, M2, M3, M4, M5, M6, M7
I/O 1	M2, M3, M4, M5, M6, M7, M8, M9
I/O 2	M4, M5, M6, M7, M8, M9, M10, M11
I/O 3	M6, M7, M8, M9, M10, M11, M12, M13
I/O 4	M8, M9, M10, M11, M12, M13, M14, M15
I/O 5	M10, M11, M12, M13, M14, M15, M0, M1
I/O 6	M12, M13, M14, M15, M0, M1, M2, M3
I/O 7	M14, M15, M0, M1, M2, M3, M4, M5

IEEE 1532-Compliant In-System Programming

Programming devices in-system provides a number of significant benefits including: rapid prototyping, lower inventory levels, higher quality and the ability to make in-field modifications. All ispMACH 4000 devices provide In-System Programming (ISP™) capability through the Boundary Scan Test Access Port. This capability has been implemented in a manner that ensures that the port remains complaint to the IEEE 1149.1 standard. By using IEEE 1149.1 as the communication interface through which ISP is achieved, users get the benefit of a standard, well-defined interface. All ispMACH 4000 devices are also compliant with the IEEE 1532 standard.

The ispMACH 4000 devices can be programmed across the commercial temperature and voltage range. The PC-based Lattice software facilitates in-system programming of ispMACH 4000 devices. The software takes the JEDEC file output produced by the design implementation software, along with information about the scan chain, and creates a set of vectors used to drive the scan chain. The software can use these vectors to drive a scan chain via the parallel port of a PC. Alternatively, the software can output files in formats understood by common automated test equipment. This equipment can then be used to program ispMACH 4000 devices during the testing of a circuit board.

User Electronic Signature

The User Electronic Signature (UES) allows the designer to include identification bits or serial numbers inside the device, stored in E²CMOS memory. The ispMACH 4000 device contains 32 UES bits that can be configured by the user to store unique data such as ID codes, revision numbers or inventory control codes.

Security Bit

A programmable security bit is provided on the ispMACH 4000 devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by a device programmer, securing proprietary designs from competitors. Programming and verification are also defeated by the security bit. The bit can only be reset by erasing the entire device.

Hot Socketing

The ispMACH 4000 devices are well-suited for applications that require hot socketing capability. Hot socketing a device requires that the device, during power-up and down, can tolerate active signals on the I/Os and inputs without being damaged. Additionally, it requires that the effects of I/O pin loading be minimal on active signals. The isp-MACH 4000 devices provide this capability for input voltages in the range 0V to 3.0V.

Density Migration

The ispMACH 4000 family has been designed to ensure that different density devices in the same package have the same pin-out. Furthermore, the architecture ensures a high success rate when performing design migration from lower density parts to higher density parts. In many cases, it is possible to shift a lower utilization design targeted for a high density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case.

I/O Recommended Operating Conditions

	V _{CCO} (V) ¹					
Standard	Min.	Max.				
LVTTL	3.0	3.6				
LVCMOS 3.3	3.0	3.6				
Extended LVCMOS 3.3 ²	2.7	3.6				
LVCMOS 2.5	2.3	2.7				
LVCMOS 1.8	1.65	1.95				
PCI 3.3	3.0	3.6				

^{1.} Typical values for $\rm V_{\rm CCO}$ are the average of the min. and max. values.

DC Electrical Characteristics

Over Recommended Operating Conditions

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units	
I _{IL} , I _{IH} ^{1, 4}	Input Leakage Current (ispMACH 4000Z)	$0 \le V_{IN} < V_{CCO}$	_	0.5	1	μΑ	
I _{IH} ¹	Input High Leakage Current (isp-MACH 4000Z)	$V_{CCO} < V_{IN} \le 5.5V$	_	_	10	μΑ	
I _{IL} , I _{IH} ¹	Input Leakage Current (ispMACH	$0 \le V_{IN} \le 3.6V, T_j = 105^{\circ}C$	_	_	10	μΑ	
'IL', 'IH	4000V/B/C)	$0 \le V_{IN} \le 3.6V, T_j = 130^{\circ}C$	_	_	15	μΑ	
I _{IH} ^{1,2}	Input High Leakage Current (isp-	$3.6V < V_{IN} \le 5.5V$, $T_j = 105^{\circ}C$ $3.0V \le V_{CCO} \le 3.6V$	_	_	20	μΑ	
ЧH	MACH 4000V/B/C)	$3.6V < V_{IN} \le 5.5V$, $T_j = 130^{\circ}C$ $3.0V \le V_{CCO} \le 3.6V$	_	_	50	μΑ	
I	I/O Weak Pull-up Resistor Current (ispMACH 4000Z)	$0 \le V_{IN} \le 0.7 V_{CCO}$	-30	_	-150	μΑ	
I _{PU}	I/O Weak Pull-up Resistor Current (ispMACH 4000V/B/C)	$0 \le V_{IN} \le 0.7 V_{CCO}$	-30	_	-200	μΑ	
I _{PD}	I/O Weak Pull-down Resistor Current	V_{IL} (MAX) $\leq V_{IN} \leq V_{IH}$ (MIN)	30	_	150	μΑ	
I _{BHLS}	Bus Hold Low Sustaining Current	$V_{IN} = V_{IL} (MAX)$	30		_	μΑ	
I _{BHHS}	Bus Hold High Sustaining Current	$V_{IN} = 0.7 V_{CCO}$	-30	_	_	μΑ	
I _{BHLO}	Bus Hold Low Overdrive Current	$0V \le V_{IN} \le V_{BHT}$	_	_	150	μΑ	
I _{BHHO}	Bus Hold High Overdrive Current	$V_{BHT} \le V_{IN} \le V_{CCO}$	_	_	-150	μΑ	
V_{BHT}	Bus Hold Trip Points	_	V _{CCO} * 0.35	_	V _{CCO} * 0.65	V	
C ₁	I/O Capacitance ³	V _{CCO} = 3.3V, 2.5V, 1.8V	_	8	_	nf	
01	1/O Capacitance	$V_{CC} = 1.8V$, $V_{IO} = 0$ to V_{IH} (MAX)	_	U	_	pf	
C_2	Clock Capacitance ³	V _{CCO} = 3.3V, 2.5V, 1.8V	_	6	_	pf	
02	Clock Capacitance	$V_{CC} = 1.8V$, $V_{IO} = 0$ to V_{IH} (MAX)	_	J	_	ρı	
C ₃	Global Input Capacitance ³	V _{CCO} = 3.3V, 2.5V, 1.8V	_	6	_	pf	
0 3	Global Input Gapasitario	$V_{CC} = 1.8V$, $V_{IO} = 0$ to V_{IH} (MAX)	_		_	Pi	


^{1.} Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tristated. It is not measured with the output driver active. Bus maintenance circuits are disabled.


^{2.} ispMACH 4000Z only.


^{2. 5}V tolerant inputs and I/O should only be placed in banks where 3.0V \leq V $_{CCO} \leq$ 3.6V.

^{3.} $T_A = 25^{\circ}C$, f = 1.0MHz

^{4.} I_{II} excursions of up to 1.5μA maximum per pin above the spec limit may be observed for certain voltage conditions on no more than 10% of the device's I/O pins.







ispMACH 4000V/B/C Internal Timing Parameters

Over Recommended Operating Conditions

Parameter	Description		2.5	-2	2.7	-	3	-3	3.5	Units
In/Out Delays	5			I.						
t _{IN}	Input Buffer Delay	_	0.60	_	0.60	_	0.70	_	0.70	ns
t _{GOE}	Global OE Pin Delay	_	2.04	_	2.54	_	3.04	_	3.54	ns
t _{GCLK_IN}	Global Clock Input Buffer Delay	_	0.78	_	1.28	_	1.28	_	1.28	ns
t _{BUF}	Delay through Output Buffer	_	0.85	_	0.85	_	0.85	_	0.85	ns
t _{EN}	Output Enable Time	_	0.96	_	0.96	_	0.96	_	0.96	ns
t _{DIS}	Output Disable Time	_	0.96	_	0.96	_	0.96	_	0.96	ns
Routing/GLB	Delays			•						
t _{ROUTE}	Delay through GRP	_	0.61	_	0.81	_	1.01	_	1.01	ns
t _{MCELL}	Macrocell Delay	—	0.45	—	0.55	—	0.55		0.65	ns
t _{INREG}	Input Buffer to Macrocell Register Delay	_	0.11	_	0.31	_	0.31	_	0.31	ns
t _{FBK}	Internal Feedback Delay	_	0.00	_	0.00		0.00		0.00	ns
t _{PDb}	5-PT Bypass Propagation Delay	_	0.44	_	0.44	_	0.44	_	0.94	ns
t _{PDi}	Macrocell Propagation Delay	_	0.64	_	0.64		0.64		0.94	ns
Register/Late	ch Delays			•						
t _S	D-Register Setup Time (Global Clock)	0.92	_	1.12	_	1.02	_	0.92	_	ns
t _{S_PT}	D-Register Setup Time (Product Term Clock)	1.42	_	1.32	_	1.32	_	1.32	_	ns
t _{ST}	T-Register Setup Time (Global Clock)	1.12	_	1.32	_	1.22	_	1.12	_	ns
t _{ST_PT}	T-Register Setup Time (Product Term Clock)	1.42	_	1.32	_	1.32	_	1.32	_	ns
t _H	D-Register Hold Time	0.88		0.68		0.98		1.08		ns
t _{HT}	T-Register Hold Time	0.88	_	0.68	_	0.98	_	1.08	_	ns
t _{SIR}	D-Input Register Setup Time (Global Clock)	0.82	_	1.37	_	1.27	_	1.27	_	ns
t _{SIR_PT}	D-Input Register Setup Time (Product Term Clock)	1.45	_	1.45	_	1.45	_	1.45	_	ns
t _{HIR}	D-Input Register Hold Time (Global Clock)	0.88	_	0.63	_	0.73	_	0.73	_	ns
t _{HIR_PT}	D-Input Register Hold Time (Product Term Clock)	0.88	_	0.63	_	0.73	_	0.73	_	ns
t _{COi}	Register Clock to Output/Feedback MUX Time	_	0.52	_	0.52	_	0.52	_	0.52	ns
t _{CES}	Clock Enable Setup Time	2.25	_	2.25	_	2.25	_	2.25	_	ns
t _{CEH}	Clock Enable Hold Time	1.88	_	1.88	_	1.88	_	1.88	_	ns
t _{SL}	Latch Setup Time (Global Clock)	0.92	_	1.12	_	1.02	_	0.92	_	ns
t _{SL_PT}	Latch Setup Time (Product Term Clock)	1.42	_	1.32	_	1.32	_	1.32	_	ns
t _{HL}	Latch Hold Time	1.17	_	1.17	_	1.17	_	1.17	_	ns
t _{GOi}	Latch Gate to Output/Feedback MUX Time	_	0.33	_	0.33	_	0.33	_	0.33	ns

ispMACH 4000V/B/C Internal Timing Parameters (Cont.)

Over Recommended Operating Conditions

		-5		-7	-75 -10		0	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{GPTOE}	Global PT OE Delay	_	5.58		5.58	_	5.78	ns
t _{PTOE}	Macrocell PT OE Delay	_	3.58		4.28		4.28	ns

Timing v.3.2

Note: Internal Timing Parameters are not tested and are for reference only. Refer to the Timing Model in this data sheet for further details.

ispMACH 4000Z Internal Timing Parameters (Cont.)

Over Recommended Operating Conditions

		-3	35	-37		-42		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{GPTOE}	Global PT OE Delay	_	1.9		2.35	_	2.60	ns
t _{PTOE}	Macrocell PT OE Delay	_	2.4	_	3.35	_	2.60	ns

Note: Internal Timing Parameters are not tested and are for reference only. Refer to the timing model in this data sheet for further details.

Timing v.2.2

ispMACH 4000Z Internal Timing Parameters (Cont.)

Over Recommended Operating Conditions

		-45		-:	-5 -75		'5	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{PTOE}	Macrocell PT OE Delay	_	2.50	_	2.70	_	2.00	ns

Note: Internal Timing Parameters are not tested and are for reference only. Refer to the timing model in this data sheet for further details.

Timing v.2.2

ispMACH 4000V/B/C Timing Adders¹ (Cont.)

Adder	Base		-	5	-7	75	-1	10	
Туре	Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
Optional Delay Adders				•				•	•
t _{INDIO}	t _{INREG}	Input register delay	_	1.00	_	1.00	_	1.00	ns
t _{EXP}	t _{MCELL}	Product term expander delay	_	0.33	_	0.33	_	0.33	ns
t _{ORP}	_	Output routing pool delay	_	0.05	_	0.05	_	0.05	ns
t _{BLA}	t _{ROUTE}	Additional block loading adder	_	0.05	_	0.05	_	0.05	ns
t _{IOI} Input Adjust	ers								
LVTTL_in	t _{IN} , t _{GCLK_IN} , t _{GOE}	Using LVTTL standard	_	0.60	_	0.60	_	0.60	ns
LVCMOS33_in	t _{IN} , t _{GCLK_IN} , t _{GOE}	Using LVCMOS 3.3 standard	_	0.60		0.60		0.60	ns
LVCMOS25_in	t _{IN} , t _{GCLK_IN} , t _{GOE}	Using LVCMOS 2.5 standard	_	0.60	_	0.60	_	0.60	ns
LVCMOS18_in	t _{IN} , t _{GCLK_IN} , t _{GOE}	Using LVCMOS 1.8 standard	_	0.00	_	0.00	_	0.00	ns
PCI_in	t_{IN} , $t_{\text{GCLK_IN}}$, t_{GOE}	Using PCI compatible input	_	0.60	_	0.60	_	0.60	ns
t _{IOO} Output Adju	isters								
LVTTL_out	t _{BUF} , t _{EN} , t _{DIS}	Output configured as TTL buffer	_	0.20	_	0.20	_	0.20	ns
LVCMOS33_out	t_{BUF},t_{EN},t_{DIS}	Output configured as 3.3V buffer	_	0.20	_	0.20	_	0.20	ns
LVCMOS25_out	t _{BUF} , t _{EN} , t _{DIS}	Output configured as 2.5V buffer	_	0.10	_	0.10	_	0.10	ns
LVCMOS18_out	t _{BUF} , t _{EN} , t _{DIS}	Output configured as 1.8V buffer	_	0.00	_	0.00	_	0.00	ns
PCI_out	t _{BUF} , t _{EN} , t _{DIS}	Output configured as PCI compatible buffer		0.20	_	0.20	_	0.20	ns
Slow Slew	t _{BUF} , t _{EN}	Output configured for slow slew rate	_	1.00	_	1.00	_	1.00	ns

Timing v.3.2

Note: Open drain timing is the same as corresponding LVCMOS timing.

1. Refer to TN1004, ispMACH 4000 Timing Model Design and Usage Guidelines for information regarding use of these adders.

ispMACH 4128V/B/C Logic Signal Connections: 128-Pin TQFP (Cont.)

		ispMACH 41	28V/B/C
Pin Number	Bank Number	GLB/MC/Pad	ORP
105	1	VCCO (Bank 1)	-
106	1	H6	H^5
107	1	H5	H^4
108	1	H4	H^3
109	1	H2	H^2
110	1	H1	H^1
111	1	H0/GOE1	H^0
112	1	CLK3/I	-
113	0	GND (Bank 0)	-
114	0	CLK0/I	-
115	0	VCC	-
116	0	A0/GOE0	A^0
117	0	A1	A^1
118	0	A2	A^2
119	0	A4	A^3
120	0	A5	A^4
121	0	A6	A^5
122	0	VCCO (Bank 0)	-
123	0	GND (Bank 0)	-
124	0	A8	A^6
125	0	A9	A^7
126	0	A10	A^8
127	0	A12	A^9
128	0	A14	A^11

ispMACH 4064Z, 4128Z and 4256Z Logic Signal Connections: 132-Ball csBGA

		ispMAC	H 4064Z	ispMACH 4128Z		ispMAC	H 4256Z
Ball Number	Bank Number	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP
B1	-	GND	-	GND	-	GND	-
B2	-	TDI	-	TDI	-	TDI	-
C1	0	NC	-	VCCO (Bank 0)	-	VCCO (Bank 0)	-
C3	0	NC	-	B0	B^0	C12	C^6
C2	0	A8	A^8	B1	B^1	C10	C^5
D1	0	A9	A^9	B2	B^2	C8	C^4
D3	0	A10	A^10	B4	B^3	C6	C^3
D2	0	A11	A^11	B5	B^4	C4	C^2
E1	0	NC		B6	B^5	C2	C^1
E2	0	GND (Bank 0)	-	GND (Bank 0)	-	GND (Bank 0)	-

ispMACH 4064Z, 4128Z and 4256Z Logic Signal Connections: 132-Ball csBGA (Cont.)

		ispMAC	H 4064Z	ispMAC	H 4128Z	ispMAC	H 4256Z
Ball Number	Bank Number	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP
D13	1	D10	D^10	G4	G^3	N6	N^3
D14	1	D9	D^9	G2	G^2	N8	N^4
D12	1	D8	D^8	G1	G^1	N10	N^5
C14	1	I	-	G0	G^0	N12	N^6
C13	1	NC	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-
B14	-	TDO	-	TDO	-	TDO	-
A14	-	VCC	-	VCC	-	VCC	-
A13	-	GND	-	GND	-	GND	-
B13	1	NC	-	H14	H^11	O12	O^6
A12	1	Ţ	-	H13	H^10	O10	O^5
C12	1	D7	D^7	H12	H^9	O8	0^4
B12	1	D6	D^6	H10	H^8	O6	O^3
A11	1	D5	D^5	H9	H^7	O4	O^2
C11	1	D4	D^4	H8	H^6	O2	O^1
B11	1	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-
A10	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-
B10	1	NC	-	H6	H^5	P12	P^6
C10	1	NC	-	H5	H^4	P10	P^5
B9	1	D3	D^3	H4	H^3	P8	P^4
A9	1	D2	D^2	H2	H^2	P6	P^3
C9	1	D1	D^1	H1	H^1	P4	P^2
A8	1	D0/GOE1	D^0	H0/GOE1	H^0	P2/GOE1	P^1
B8	1	CLK3/I	-	CLK3/I	-	CLK3/I	-
C8	0	CLK0/I	-	CLK0/I	-	CLK0/I	-
B7	-	VCC	-	VCC	-	VCC	-
A7	0	NC ¹	-	NC¹	-	I ¹	-
C7	0	A0/GOE0	A^0	A0/GOE0	A^0	A2/GOE0	A^1
A6	0	A1	A^1	A1	A^1	A4	A^2
B6	0	A2	A^2	A2	A^2	A6	A^3
C6	0	A3	A^3	A4	A^3	A8	A^4
B5	0	NC	-	A5	A^4	A10	A^5
A5	0	NC	-	A6	A^5	A12	A^6
C5	0	VCCO (Bank 0)	-	VCCO (Bank 0)	-	VCCO (Bank 0)	-
B4	0	GND (Bank 0)	-	GND (Bank 0)	-	GND (Bank 0)	-
A4	0	NC	-	A8	A^6	B2	B^1
C4	0	A4	A^4	A9	A^7	B4	B^2
A3	0	A5	A^5	A10	A^8	В6	B^3
В3	0	A6	A^6	A12	A^9	B8	B^4
A2	0	A7	A^7	A13	A^10	B10	B^5
A1	0	NC	-	A14	A^11	B12	B^6
	1	1		1	l	l .	

^{1.} For device migration considerations, these NC pins are input signal pins in ispMACH 4256Z device.

ispMACH 4000ZC (1.8V, Zero Power) Industrial Devices (Cont.)

Device	Part Number	Macrocells	Voltage	tPD	Package	Pin/Ball Count	I/O	Grade
	LC4064ZC-5M132I	64	1.8	5	csBGA	132	64	I
	LC4064ZC-75M132I	64	1.8	7.5	csBGA	132	64	I
	LC4064ZC-5T100I	64	1.8	5	TQFP	100	64	I
LC4064ZC	LC4064ZC-75T100I	64	1.8	7.5	TQFP	100	64	I
LC40042C	LC4064ZC-5M56I	64	1.8	5	csBGA	56	34	I
	LC4064ZC-75M56I	64	1.8	7.5	csBGA	56	34	I
	LC4064ZC-5T48I	64	1.8	5	TQFP	48	32	I
	LC4064ZC-75T48I	64	1.8	7.5	TQFP	48	32	I
LC4128ZC	LC4128ZC-75M132I	128	1.8	7.5	csBGA	132	96	I
LC41202C	LC4128ZC-75T100I	128	1.8	7.5	TQFP	100	64	I
	LC4256ZC-75T176I	256	1.8	7.5	TQFP	176	128	Į
LC4256ZC	LC4256ZC-75M132I	256	1.8	7.5	csBGA	132	96	I
	LC4256ZC-75T100I	256	1.8	7.5	TQFP	100	64	I

ispMACH 4000ZC (1.8V, Zero Power) Extended Temperature Devices

Family	Part Number	Macrocells	Voltage	t _{PD}	Package	Pin/Ball Count	I/O	Grade
LC4032ZC	LC4032ZC-75T48E	32	1.8	7.5	TQFP	48	32	Е
LC4064ZC	LC4064ZC-75T100E	64	1.8	7.5	TQFP	100	64	Е
20400420	LC4064ZC-75T48E	64	1.8	7.5	TQFP	48	32	Е
LC4128ZC	LC4128ZC-75T100E	128	1.8	7.5	TQFP	100	64	E
LC4256ZC	LC4256ZC-75T176E	256	1.8	7.5	TQFP	176	128	Е
LO42302C	LC4256ZC-75T100E	256	1.8	7.5	TQFP	100	64	Е

ispMACH 4000C (1.8V) Commercial Devices

Device	Part Number	Macrocells	Voltage	t _{PD}	Package	Pin/Ball Count	I/O	Grade
	LC4032C-25T48C	32	1.8	2.5	TQFP	48	32	С
	LC4032C-5T48C	32	1.8	5	TQFP	48	32	С
LC4032C	LC4032C-75T48C	32	1.8	7.5	TQFP	48	32	С
LC4032C	LC4032C-25T44C	32	1.8	2.5	TQFP	44	30	С
	LC4032C-5T44C	32	1.8	5	TQFP	44	30	С
	LC4032C-75T44C	32	1.8	7.5	TQFP	44	30	С
	LC4064C-25T100C	64	1.8	2.5	TQFP	100	64	С
	LC4064C-5T100C	64	1.8	5	TQFP	100	64	С
	LC4064C-75T100C	64	1.8	7.5	TQFP	100	64	С
	LC4064C-25T48C	64	1.8	2.5	TQFP	48	32	С
LC4064C	LC4064C-5T48C	64	1.8	5	TQFP	48	32	С
	LC4064C-75T48C	64	1.8	7.5	TQFP	48	32	С
	LC4064C-25T44C	64	1.8	2.5	TQFP	44	30	С
	LC4064C-5T44C	64	1.8	5	TQFP	44	30	С
	LC4064C-75T44C	64	1.8	7.5	TQFP	44	30	С

ispMACH 4000V (3.3V) Industrial Devices (Cont.)

LC4256V-5FT256AI 256 3.3 5 ftBGA 256 128 I	Family	Part Number	Macrocells	Voltage	t _{PD}	Package	Pin/Ball Count	I/O	Grade
LC4256V-10FT256AI 256 3.3 10 fil8GA 256 128 I		LC4256V-5FT256AI	256	3.3	5	ftBGA	256	128	I
LC4256V-5FT256BI 256 3.3 5 ftBGA 256 160 1		LC4256V-75FT256AI	256	3.3	7.5	ftBGA	256	128	I
LC4256V-75FT256BI 256 3.3 7.5 ftBGA 256 160 I		LC4256V-10FT256AI	256	3.3	10	ftBGA	256	128	I
LC4256V-10FT256BI 256 3.3 10 ftBGA 256 160 1		LC4256V-5FT256BI	256	3.3	5	ftBGA	256	160	I
LC4256V-5F256AI		LC4256V-75FT256BI	256	3.3	7.5	ftBGA	256	160	I
LC4256V-75F256AI		LC4256V-10FT256BI	256	3.3	10	ftBGA	256	160	I
LC4256V-10F256AI' 256		LC4256V-5F256AI ¹	256	3.3	5	fpBGA	256	128	I
LC4256V-5F256BI		LC4256V-75F256AI ¹	256	3.3	7.5	fpBGA	256	128	I
LC4256V LC4256V-75F256Bl 256 3.3 7.5 fpBGA 256 160 1 LC4256V-10F256Bl 256 3.3 10 fpBGA 256 160 1 LC4256V-51776l 256 3.3 5 TOFP 176 128 1 LC4256V-51776l 256 3.3 7.5 TOFP 176 128 1 LC4256V-10T176l 256 3.3 10 TOFP 176 128 1 LC4256V-10T176l 256 3.3 10 TOFP 176 128 1 LC4256V-51144l 256 3.3 5 TOFP 176 128 1 LC4256V-51144l 256 3.3 7.5 TOFP 144 96 1 LC4256V-10T144l 256 3.3 10 TOFP 144 96 1 LC4256V-10T144l 256 3.3 10 TOFP 144 96 1 LC4256V-75T100l 256 3.3 7.5 TOFP 100 64 1 LC4256V-10T100l 256 3.3 7.5 TOFP 100 64 1 LC4256V-10T100l 256 3.3 10 TOFP 100 64 1 LC4384V-75F1256l 384 3.3 5 ftBGA 256 192 1 LC4384V-75F256l 384 3.3 7.5 ftBGA 256 192 1 LC4384V-10F1256l 384 3.3 7.5 ftBGA 256 192 1 LC4384V-10F1256l 384 3.3 7.5 ftBGA 256 192 1 LC4384V-57176l 384 3.3 7.5 ftBGA 256 192 1 LC4384V-57176l 384 3.3 7.5 ftBGA 256 192 1 LC4384V-57176l 384 3.3 7.5 ftBGA 256 208 1 LC4512V-57E256l 512 3.3 5 ftBGA 256 208 1 L		LC4256V-10F256AI ¹	256	3.3	10	fpBGA	256	128	I
LC4256V-10F256BI		LC4256V-5F256BI ¹	256	3.3	5	fpBGA	256	160	I
LC4256V-5T176 256 3.3 5 TQFP 176 128 I	LC4256V	LC4256V-75F256BI ¹	256	3.3	7.5	fpBGA	256	160	I
LC4256V-75T176 256 3.3 7.5 TQFP 176 128 I		LC4256V-10F256BI ¹	256	3.3	10	fpBGA	256	160	I
LC4256V-10T176 256 3.3 10 TQFP 176 128		LC4256V-5T176I	256	3.3	5	TQFP	176	128	I
LC4256V-5T144I		LC4256V-75T176I	256	3.3	7.5	TQFP	176	128	I
LC4256V-75T144 256 3.3 7.5 TQFP 144 96 1		LC4256V-10T176I	256	3.3	10	TQFP	176	128	I
LC4256V-10T144I		LC4256V-5T144I	256	3.3	5	TQFP	144	96	I
LC4256V-5T100I 256 3.3 5 TQFP 100 64 I		LC4256V-75T144I	256	3.3	7.5	TQFP	144	96	I
LC4256V-75T100I 256 3.3 7.5 TQFP 100 64 I		LC4256V-10T144I	256	3.3	10	TQFP	144	96	I
LC4256V-10T100I 256 3.3 10 TQFP 100 64 I		LC4256V-5T100I	256	3.3	5	TQFP	100	64	I
LC4384V-5FT256 384 3.3 5 ftBGA 256 192 1		LC4256V-75T100I	256	3.3	7.5	TQFP	100	64	I
LC4384V-75FT256 384 3.3 7.5 ftBGA 256 192 LC4384V-10FT256 384 3.3 10 ftBGA 256 192 LC4384V-5F256 384 3.3 5 fpBGA 256 192 LC4384V-75F256 384 3.3 7.5 fpBGA 256 192 LC4384V-10F256 384 3.3 7.5 fpBGA 256 192 LC4384V-10F256 384 3.3 7.5 fpBGA 256 192 LC4384V-10F256 384 3.3 10 fpBGA 256 192 LC4384V-5T176 384 3.3 5 TQFP 176 128 LC4384V-75T176 384 3.3 7.5 TQFP 176 128 LC4384V-10T176 384 3.3 7.5 TQFP 176 128 LC4384V-10T176 384 3.3 10 TQFP 176 128 LC4512V-5FT256 512 3.3 5 ftBGA 256 208 LC4512V-75FT256 512 3.3 7.5 ftBGA 256 208 LC4512V-10FT256 512 3.3 7.5 ftBGA 256 208 LC4512V-10FT256 512 3.3 5 fpBGA 256 208 LC4512V-75F256 512 3.3 7.5 fpBGA 256 208 LC4512V-75F256 512 3.3 7.5 fpBGA 256 208 LC4512V-10F256 512 3.3 7.5 fpBG		LC4256V-10T100I	256	3.3	10	TQFP	100	64	I
LC4384V-10FT256I 384 3.3 10 ftBGA 256 192 I LC4384V-5F256I¹ 384 3.3 5 fpBGA 256 192 I LC4384V-75F256I¹ 384 3.3 7.5 fpBGA 256 192 I LC4384V-10F256I¹ 384 3.3 10 fpBGA 256 192 I LC4384V-5T176I 384 3.3 5 TQFP 176 128 I LC4384V-75T176I 384 3.3 7.5 TQFP 176 128 I LC4384V-10T176I 384 3.3 10 TQFP 176 128 I LC4384V-10T176I 384 3.3 5 ftBGA 256 208 I LC4512V-5FT256I 512 3.3 5 ftBGA 256 208 I LC4512V-75F256I¹ 512 3.3 5 fpBGA 256 208 I LC4512V-75F256I¹ 512 3.3 5 fpBGA 256 208 I LC4512V-75F256I¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-10F256I¹ 512 3.3 5 fpBGA 256 208 I LC4512V-10F256I¹ 512 3.3 5 fpBGA 256 208 I LC4512V-10F256I¹ 512 3.3 5 fpBGA 256 208 I LC4512V-5F176I 512 3.3 5 TQFP 176 128 I LC4512V-5T176I 512 3.3 5 TQFP 176 128 I		LC4384V-5FT256I	384	3.3	5	ftBGA	256	192	I
LC4384V-5F256l ¹ 384 3.3 5 fpBGA 256 192 I LC4384V-75F256l ¹ 384 3.3 7.5 fpBGA 256 192 I LC4384V-10F256l ¹ 384 3.3 10 fpBGA 256 192 I LC4384V-5T176l 384 3.3 5 TQFP 176 128 I LC4384V-10T176l 384 3.3 7.5 TQFP 176 128 I LC4384V-10T176l 384 3.3 10 TQFP 176 128 I LC4384V-10T176l 384 3.3 5 ftBGA 256 208 I LC4512V-5FT256l 512 3.3 7.5 ftBGA 256 208 I LC4512V-75FT256l 512 3.3 5 fpBGA 256 208 I LC4512V-10FT256l 512 3.3 5 fpBGA 256 208 I LC4512V-75F256l ¹ 512 3.3 5 fpBGA 256 208 I LC4512V-75F256l ¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-10F256l ¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-10F256l ¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-10F256l ¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-10F256l ¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-10F256l ¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-75F256l ¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-75F256l ¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-75F256l ¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-75F256l ¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-75F256l ¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-75F256l ¹ 512 3.3 7.5 fpBGA 256 208 I		LC4384V-75FT256I	384	3.3	7.5	ftBGA	256	192	I
LC4384V LC4384V-75F256l¹ 384 3.3 7.5 fpBGA 256 192 I LC4384V-10F256l¹ 384 3.3 10 fpBGA 256 192 I LC4384V-5T176l 384 3.3 5 TQFP 176 128 I LC4384V-75T176l 384 3.3 7.5 TQFP 176 128 I LC4384V-10T176l 384 3.3 10 TQFP 176 128 I LC4512V-5FT256l 512 3.3 5 ftBGA 256 208 I LC4512V-75FT256l 512 3.3 7.5 ftBGA 256 208 I LC4512V-10FT256l 512 3.3 10 ftBGA 256 208 I LC4512V-5F256l¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-75F256l¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-75F256		LC4384V-10FT256I	384	3.3	10	ftBGA	256	192	I
LC4384V-10F256l ¹ 384 3.3 10 fpBGA 256 192 I		LC4384V-5F256I ¹	384	3.3	5	fpBGA	256	192	I
LC4384V-5T176I 384 3.3 5 TQFP 176 128 I LC4384V-75T176I 384 3.3 7.5 TQFP 176 128 I LC4384V-10T176I 384 3.3 10 TQFP 176 128 I LC4512V-5FT256I 512 3.3 5 ftBGA 256 208 I LC4512V-75FT256I 512 3.3 7.5 ftBGA 256 208 I LC4512V-10FT256I 512 3.3 10 ftBGA 256 208 I LC4512V-5F256I¹ 512 3.3 5 fpBGA 256 208 I LC4512V-75F256I¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-10F256I¹ 512 3.3 10 fpBGA 256 208 I LC4512V-5T176I 512 3.3 5 TQFP 176 128 I LC4512V-75T176I 512 3.3 7.5 TQFP 176 128 I	LC4384V	LC4384V-75F256I ¹	384	3.3	7.5	fpBGA	256	192	I
LC4384V-75T176I 384 3.3 7.5 TQFP 176 128 I LC4384V-10T176I 384 3.3 10 TQFP 176 128 I LC4512V-5FT256I 512 3.3 5 ftBGA 256 208 I LC4512V-75FT256I 512 3.3 7.5 ftBGA 256 208 I LC4512V-10FT256I 512 3.3 10 ftBGA 256 208 I LC4512V-5F256I¹ 512 3.3 5 fpBGA 256 208 I LC4512V-75F256I¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-10F256I¹ 512 3.3 10 fpBGA 256 208 I LC4512V-10F256I¹ 512 3.3 10 fpBGA 256 208 I LC4512V-5T176I 512 3.3 5 TQFP 176 128 I LC4512V-75T176I 512 3.3 7.5 TQFP 176 128 I		LC4384V-10F256I ¹	384	3.3	10	fpBGA	256	192	I
LC4384V-10T176 384 3.3 10 TQFP 176 128 I		LC4384V-5T176I	384	3.3	5	TQFP	176	128	I
LC4512V-5FT256I 512 3.3 5 ftBGA 256 208 I LC4512V-75FT256I 512 3.3 7.5 ftBGA 256 208 I LC4512V-10FT256I 512 3.3 10 ftBGA 256 208 I LC4512V-5F256I 512 3.3 5 fpBGA 256 208 I LC4512V-75F256I 512 3.3 7.5 fpBGA 256 208 I LC4512V-75F256I 512 3.3 7.5 fpBGA 256 208 I LC4512V-10F256I 512 3.3 10 fpBGA 256 208 I LC4512V-10F256I 512 3.3 5 TQFP 176 128 I LC4512V-75T176I 512 3.3 7.5 TQFP 176 128 I		LC4384V-75T176I	384	3.3	7.5	TQFP	176	128	I
LC4512V-75FT256I 512 3.3 7.5 ftBGA 256 208 I LC4512V-10FT256I 512 3.3 10 ftBGA 256 208 I LC4512V-5F256I ¹ 512 3.3 5 fpBGA 256 208 I LC4512V-75F256I ¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-75F256I ¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-10F256I ¹ 512 3.3 10 fpBGA 256 208 I LC4512V-5T176I 512 3.3 5 TQFP 176 128 I LC4512V-75T176I 512 3.3 7.5 TQFP 176 128 I		LC4384V-10T176I	384	3.3	10	TQFP	176	128	I
LC4512V-10FT256I 512 3.3 10 ftBGA 256 208 I LC4512V-5F256I ¹ 512 3.3 5 fpBGA 256 208 I LC4512V-75F256I ¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-10F256I ¹ 512 3.3 10 fpBGA 256 208 I LC4512V-10F256I ¹ 512 3.3 5 TQFP 176 128 I LC4512V-75T176I 512 3.3 7.5 TQFP 176 128 I		LC4512V-5FT256I	512	3.3	5	ftBGA	256	208	I
LC4512V-5F256l ¹ 512 3.3 5 fpBGA 256 208 I LC4512V-75F256l ¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-10F256l ¹ 512 3.3 10 fpBGA 256 208 I LC4512V-5T176l 512 3.3 5 TQFP 176 128 I LC4512V-75T176l 512 3.3 7.5 TQFP 176 128 I		LC4512V-75FT256I	512	3.3	7.5	ftBGA	256	208	I
LC4512V		LC4512V-10FT256I	512	3.3	10	ftBGA	256	208	I
LC4512V-10F256l¹ 512 3.3 10 fpBGA 256 208 I LC4512V-5T176l 512 3.3 5 TQFP 176 128 I LC4512V-75T176l 512 3.3 7.5 TQFP 176 128 I		LC4512V-5F256I ¹	512	3.3	5	fpBGA	256	208	I
LC4512V-5T176I 512 3.3 5 TQFP 176 128 I LC4512V-75T176I 512 3.3 7.5 TQFP 176 128 I	LC4512V	LC4512V-75F256I ¹	512	3.3	7.5	fpBGA	256	208	I
LC4512V-75T176I 512 3.3 7.5 TQFP 176 128 I		LC4512V-10F256I1	512	3.3	10	fpBGA	256	208	I
		LC4512V-5T176I	512	3.3	5	TQFP	176	128	I
LC4512V-10T176I 512 3.3 10 TQFP 176 128 I		LC4512V-75T176I	512	3.3	7.5	TQFP	176	128	I
		LC4512V-10T176I	512	3.3	10	TQFP	176	128	I

Use ftBGA package. fpBGA package devices have been discontinued via PCN#14A-07.

Lead-Free Packaging

ispMACH 4000Z (Zero Power, 1.8V) Lead-Free Commercial Devices

Device	Part Number	Macrocells	Voltage	t _{PD}	Package	Pin/Ball Count	I/O	Grade
	LC4032ZC-35MN56C	32	1.8	3.5	Lead-free csBGA	56	32	С
Device LC4032ZC LC4064ZC LC4128ZC	LC4032ZC-5MN56C	32	1.8	5	Lead-free csBGA	56	32	С
L C40227C	CAUGA CAUG	32	С					
LU4032ZU	LC4032ZC-35TN48C	32	1.8	3.5	Lead-free TQFP	48	32 32 32 32 32 32 34 32 34 34 34 35 36 36 37 38 38 39 31 32 32 32 32 32 32 32 32 32 32	С
	LC4032ZC-5TN48C	32	1.8	5	Lead-free TQFP	48	32	С
	LC4032ZC-75TN48C	32	1.8	7.5	Lead-free TQFP	48	32	С
	LC4064ZC-37MN132C	64	1.8	3.7	Lead-free csBGA	132	64	С
	LC4064ZC-5MN132C	64	1.8	5	Lead-free csBGA	132	64	С
	LC4064ZC-75MN132C	64	1.8	7.5	Lead-free csBGA	132	64	С
	LC4064ZC-37TN100C	64	1.8	3.7	Lead-free TQFP	100	64	С
	LC4064ZC-5TN100C	64	1.8	5	Lead-free TQFP	100	64	С
L C40647C	LC4064ZC-75TN100C	64	1.8	7.5	Lead-free TQFP	100	64	С
LO40042C	LC4064ZC-37MN56C	64	1.8	3.7	Lead-free csBGA	56	32	С
	LC4064ZC-5MN56C	64	1.8	5	Lead-free csBGA	56	32	С
	LC4064ZC-75MN56C	64	1.8	7.5	Lead-free csBGA	56	32 32	С
	LC4064ZC-37TN48C	64	1.8	3.7	Lead-free TQFP	48		С
	LC4064ZC-5TN48C	64	1.8	5	Lead-free TQFP	48	32	С
	LC4064ZC-75TN48C	64	1.8	7.5	Lead-free TQFP	48	32	С
	LC4128ZC-42MN132C	128	1.8	4.2	Lead-free csBGA	132	96	С
I C41297C	LC4128ZC-75MN132C	128	1.8	7.5	Lead-free csBGA	132	96	С
LC41282C	LC4128ZC-42TN100C	128	1.8	4.2	Lead-free TQFP	100	64	С
	LC4128ZC-75TN100C	128	1.8	7.5	Lead-free TQFP	100	64	С
	LC4256ZC-45TN176C	256	1.8	4.5	Lead-free TQFP	176	128	С
	LC4256ZC-75TN176C	256	1.8	7.5	Lead-free TQFP	176	128	С
I C42567C	LC4256ZC-45MN132C	256	1.8	4.5	Lead-free csBGA	132	96	С
LU42302U	LC4256ZC-75MN132C	256	1.8	7.5	Lead-free csBGA	132	96	С
	LC4256ZC-45TN100C	256	1.8	4.5	Lead-free TQFP	100	64	С
	LC4256ZC-75TN100C	256	1.8	7.5	Lead-free TQFP	100	64	С

ispMACH 4000Z (Zero Power, 1.8V) Lead-Free Industrial Devices

Device	Part Number	Macrocells	Voltage	t _{PD}	Package	Pin/Ball Count	I/O	Grade
	LC4032ZC-5MN56I	32	1.8	5	Lead-free csBGA	56	32	I
LC4032ZC	LC4032ZC-75MN56I	32	1.8	7.5	Lead-free csBGA	56	32	I
LO403220	LC4032ZC-5TN48I	32	1.8	5	Lead-free TQFP	48	32	I
	LC4032ZC-75TN48I	32	1.8	7.5	Lead-free TQFP	48	32	I

ispMACH 4000Z (Zero Power, 1.8V) Lead-Free Industrial Devices (Cont.)

Device	Part Number	Macrocells	Voltage	t _{PD}	Package	Pin/Ball Count	I/O	Grade
	LC4064ZC-5MN132I	64	1.8	5	Lead-free csBGA	132	64	I
	LC4064ZC-75MN132I	64	1.8	7.5	Lead-free csBGA	132	64	I
	LC4064ZC-5TN100I	64	1.8	5	Lead-free TQFP	100	64	I
LC4064ZC	LC4064ZC-75TN100I	64	1.8	7.5	Lead-free TQFP	100	64	I
LC40642C	LC4064ZC-5MN56I	64	1.8	5	Lead-free csBGA	56	32	I
	LC4064ZC-75MN56I	64	1.8	7.5	Lead-free csBGA	56	32	I
	LC4064ZC-5TN48I	64	1.8	5	Lead-free TQFP	48	32	I
	LC4064ZC-75TN48I	64	1.8	7.5	Lead-free TQFP	48	32	I
1.0412970	LC4128ZC-75MN132I	128	1.8	7.5	Lead-free csBGA	132	96	I
LC41262C	LC4128ZC-75TN100I	128	1.8	7.5	Lead-free TQFP	100	64	I
	LC4256ZC-75TN176I	256	1.8	7.5	Lead-free TQFP	176	128	I
LC4256ZC	LC4256ZC-75MN132I	256	1.8	7.5	Lead-free csBGA	132	96	I
LC4128ZC LC4256ZC	LC4256ZC-75TN100I	256	1.8	7.5	Lead-free TQFP	100	64	I

ispMACH 4000Z (Zero Power, 1.8V) Lead-Free Extended Temperature Devices

Device	Part Number	Macrocells	Voltage	t _{PD}	Package	Pin/Ball Count	I/O	Grade
LC4032ZC	LC4032ZC-75TN48E	32	1.8	7.5	Lead-free TQFP	48	32	Е
LC4064ZC	LC4064ZC-75TN100E	64	1.8	7.5	Lead-free TQFP	100	64	Е
LC40042C	LC4064ZC-75TN48E	64	1.8	7.5	Lead-free TQFP	48	32	Е
LC4128ZC	LC4128ZC-75TN100E	128	1.8	7.5	Lead-free TQFP	100	64	Е
LC4256ZC	LC4256ZC-75TN176E	256	1.8	7.5	Lead-free TQFP	176	128	Е
LC42302C	LC4256ZC-75TN100E	256	1.8	7.5	Lead-free TQFP	100	64	Е

ispMACH 4000C (1.8V) Lead-Free Commercial Devices

Device	Part Number	Macrocells	Voltage	t _{PD}	Package	Pin/Ball Count	I/O	Grade
	LC4032C-25TN48C	32	1.8	2.5	Lead-free TQFP	48	32	С
	LC4032C-5TN48C	32	1.8	5	Lead-free TQFP	48	32	С
LC4032C	LC4032C-75TN48C	32	1.8	7.5	Lead-free TQFP	48	32	С
LO4032C	LC4032C-25TN44C	32	1.8	2.5	Lead-free TQFP	44	30	С
	LC4032C-5TN44C	32	1.8	5	Lead-free TQFP	44	30	С
	LC4032C-75TN44C	32	1.8	7.5	Lead-free TQFP	44	30	С

ispMACH 4000C (1.8V) Lead-Free Commercial Devices (Cont.)

Device	Part Number	Macrocells	Voltage	t _{PD}	Package	Pin/Ball Count	1/0	Grade
Device	LC4064C-25TN100C	64	1.8	2.5	Lead-free TQFP	100		С
	LC4064C-5TN100C	64	1.8	5	Lead-free TQFP	100		C
	LC4064C-75TN100C	64	1.8	7.5	Lead-free TQFP	100		С
	LC4064C-25TN48C	64	1.8	2.5	Lead-free TQFP	48		C
LC4064C	LC4064C-5TN48C	64	1.8	5	Lead-free TQFP	48		С
LU4004U	LC4064C-75TN48C	64	1.8	7.5	Lead-free TQFP	48		С
	LC4064C-25TN44C	64	1.8	2.5	Lead-free TQFP	44		С
	LC4064C-5TN44C	64	1.8	5	Lead-free TQFP	44		С
	LC4064C-75TN44C	64	1.8	7.5	Lead-free TQFP	44	I/O 64 64 64 32 32 32 30 30 30 92 92 64 64 64 128 128 160 160 128 128 128 160 160 128 128 128 128 140 160 128 128 128 128 128 128 128 129 129 192	С
	LC4128C-27TN128C	128			Lead-free TQFP	128		С
	LC4128C-271N128C		1.8	2.7				С
		128	1.8	5	Lead-free TQFP Lead-free TQFP	128		
LC4128C	LC4128C-75TN128C	128	1.8	7.5		128		С
	LC4128C-27TN100C	128	1.8	2.7	Lead-free TQFP	100		С
	LC4128C-5TN100C	128	1.8	5	Lead-free TQFP	100		С
	LC4128C-75TN100C	128	1.8	7.5	Lead-free TQFP	100		С
	LC4256C-3FTN256AC	256	1.8	3	Lead-free ftBGA	256		С
	LC4256C-5FTN256AC	256	1.8	5	Lead-free ftBGA	256		С
	LC4256C-75FTN256AC	256	1.8	7.5	Lead-free ftBGA	256		С
	LC4256C-3FTN256BC	256	1.8	3	Lead-free ftBGA	256		С
	LC4256C-5FTN256BC	256	1.8	5	Lead-free ftBGA	256		С
	LC4256C-75FTN256BC	256	1.8	7.5	Lead-free ftBGA	256		С
	LC4256C-3FN256AC ¹	256	1.8	3	Lead-free fpBGA	256		С
	LC4256C-5FN256AC ¹	256	1.8	5	Lead-free fpBGA	256	128	С
LC4256C	LC4256C-75FN256AC ¹	256	1.8	7.5	Lead-free fpBGA	256	128	С
2012000	LC4256C-3FN256BC ¹	256	1.8	3	Lead-free fpBGA	256	160	С
	LC4256C-5FN256BC ¹	256	1.8	5	Lead-free fpBGA	256	160	С
	LC4256C-75FN256BC ¹	256	1.8	7.5	Lead-free fpBGA	256	160	С
	LC4256C-3TN176C	256	1.8	3	Lead-free TQFP	176	128	С
	LC4256C-5TN176C	256	1.8	5	Lead-free TQFP	176	128	С
	LC4256C-75TN176C	256	1.8	7.5	Lead-free TQFP	176	128	С
	LC4256C-3TN100C	256	1.8	3	Lead-free TQFP	100	64	С
	LC4256C-5TN100C	256	1.8	5	Lead-free TQFP	100	64	С
	LC4256C-75TN100C	256	1.8	7.5	Lead-free TQFP	100	64	С
	LC4384C-35FTN256C	384	1.8	3.5	Lead-free ftBGA	256	192	С
	LC4384C-5FTN256C	384	1.8	5	Lead-free ftBGA	256	192	С
	LC4384C-75FTN256C	384	1.8	7.5	Lead-free ftBGA	256	192	С
	LC4384C-35FN256C1	384	1.8	3.5	Lead-free fpBGA	256	192	С
LC4384C	LC4384C-5FN256C ¹	384	1.8	5	Lead-free fpBGA	256	192	С
	LC4384C-75FN256C1	384	1.8	7.5	Lead-free fpBGA	256	192	С
	LC4384C-35TN176C	384	1.8	3.5	Lead-free TQFP	176	128	С
	LC4384C-5TN176C	384	1.8	5	Lead-free TQFP	176	128	С
	LC4384C-75TN176C	384	1.8	7.5	Lead-free TQFP	176	128	С

ispMACH 4000V (3.3V) Lead-Free Commercial Devices

Device	Part Number	Macrocells	Voltage	t _{PD}	Package	Pin/Ball Count	I/O	Grade
	LC4032V-25TN48C	32	3.3	2.5	Lead-free TQFP	48	32	С
	LC4032V-5TN48C	32	3.3	5	Lead-free TQFP	48	32	С
LC4032V	LC4032V-75TN48C	32	3.3	7.5	Lead-free TQFP	48	32	С
LC4032V	LC4032V-25TN44C	32	3.3	2.5	Lead-free TQFP	44	30	С
	LC4032V-5TN44C	32	3.3	5	Lead-free TQFP	44	30	С
	LC4032V-75TN44C	32	3.3	7.5	Lead-free TQFP	44	30	С
	LC4064V-25TN100C	64	3.3	2.5	Lead-free TQFP	100	64	С
	LC4064V-5TN100C	64	3.3	5	Lead-free TQFP	100	64	С
	LC4064V-75TN100C	64	3.3	7.5	Lead-free TQFP	100	64	С
	LC4064V-25TN48C	64	3.3	2.5	Lead-free TQFP	48	32	С
LC4064V	LC4064V-5TN48C	64	3.3	5	Lead-free TQFP	48	32	С
	LC4064V-75TN48C	64	3.3	7.5	Lead-free TQFP	48	32	С
	LC4064V-25TN44C	64	3.3	2.5	Lead-free TQFP	44	30	С
	LC4064V-5TN44C	64	3.3	5	Lead-free TQFP	44	30	С
	LC4064V-75TN44C	64	3.3	7.5	Lead-free TQFP	44	30	С
	LC4128V-27TN144C	128	3.3	2.7	Lead-free TQFP	144	96	С
	LC4128V-5TN144C	128	3.3	5	Lead-free TQFP	144	96	С
	LC4128V-75TN144C	128	3.3	7.5	Lead-free TQFP	144	96	С
	LC4128V-27TN128C	128	3.3	2.7	Lead-free TQFP	128	92	С
LC4128V	LC4128V-5TN128C	128	3.3	5	Lead-free TQFP	128	92	С
	LC4128V-75TN128C	128	3.3	7.5	Lead-free TQFP	128	92	С
	LC4128V-27TN100C	128	3.3	2.7	Lead-free TQFP	100	64	С
	LC4128V-5TN100C	128	3.3	5	Lead-free TQFP	100	64	С
	LC4128V-75TN100C	128	3.3	7.5	Lead-free TQFP	100	64	С