




Welcome to [E-XFL.COM](https://www.e-xfl.com)

## Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

## Applications of Embedded - CPLDs

### Details

|                                 |                                                                                                                                                                           |
|---------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                  | Active                                                                                                                                                                    |
| Programmable Type               | In System Programmable                                                                                                                                                    |
| Delay Time tpd(1) Max           | 10 ns                                                                                                                                                                     |
| Voltage Supply - Internal       | 3V ~ 3.6V                                                                                                                                                                 |
| Number of Logic Elements/Blocks | 16                                                                                                                                                                        |
| Number of Macrocells            | 256                                                                                                                                                                       |
| Number of Gates                 | -                                                                                                                                                                         |
| Number of I/O                   | 128                                                                                                                                                                       |
| Operating Temperature           | -40°C ~ 105°C (TJ)                                                                                                                                                        |
| Mounting Type                   | Surface Mount                                                                                                                                                             |
| Package / Case                  | 256-LBGA                                                                                                                                                                  |
| Supplier Device Package         | 256-FTBGA (17x17)                                                                                                                                                         |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4256v-10ftn256ai">https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4256v-10ftn256ai</a> |


## Output Routing Pool (ORP)

The Output Routing Pool allows macrocell outputs to be connected to any of several I/O cells within an I/O block. This provides greater flexibility in determining the pinout and allows design changes to occur without affecting the pinout. The output routing pool also provides a parallel capability for routing macrocell-level OE product terms. This allows the OE product term to follow the macrocell output as it is switched between I/O cells. Additionally, the output routing pool allows the macrocell output or true and complement forms of the 5-PT bypass signal to bypass the output routing multiplexers and feed the I/O cell directly. The enhanced ORP of the ispMACH 4000 family consists of the following elements:

- Output Routing Multiplexers
- OE Routing Multiplexers
- Output Routing Pool Bypass Multiplexers

Figure 7 shows the structure of the ORP from the I/O cell perspective. This is referred to as an ORP slice. Each ORP has as many ORP slices as there are I/O cells in the corresponding I/O block.

**Figure 7. ORP Slice**




## Output Routing Multiplexers

The details of connections between the macrocells and the I/O cells vary across devices and within a device dependent on the maximum number of I/Os available. Tables 5-9 provide the connection details.

**Table 6. ORP Combinations for I/O Blocks with 8 I/Os**

| I/O Cell | Available Macrocells                 |
|----------|--------------------------------------|
| I/O 0    | M0, M1, M2, M3, M4, M5, M6, M7       |
| I/O 1    | M2, M3, M4, M5, M6, M7, M8, M9       |
| I/O 2    | M4, M5, M6, M7, M8, M9, M10, M11     |
| I/O 3    | M6, M7, M8, M9, M10, M11, M12, M13   |
| I/O 4    | M8, M9, M10, M11, M12, M13, M14, M15 |
| I/O 5    | M10, M11, M12, M13, M14, M15, M0, M1 |
| I/O 6    | M12, M13, M14, M15, M0, M1, M2, M3   |
| I/O 7    | M14, M15, M0, M1, M2, M3, M4, M5     |

**Figure 10. Global OE Generation for ispMACH 4032**

## Zero Power/Low Power and Power Management

The ispMACH 4000 family is designed with high speed low power design techniques to offer both high speed and low power. With an advanced  $E^2$  low power cell and non sense-amplifier design approach (full CMOS logic approach), the ispMACH 4000 family offers SuperFAST pin-to-pin speeds, while simultaneously delivering low standby power without needing any “turbo bits” or other power management schemes associated with a traditional sense-amplifier approach.

The zero power ispMACH 4000Z is based on the 1.8V ispMACH 4000C family. With innovative circuit design changes, the ispMACH 4000Z family is able to achieve the industry’s “lowest static power”.

## IEEE 1149.1-Compliant Boundary Scan Testability

All ispMACH 4000 devices have boundary scan cells and are compliant to the IEEE 1149.1 standard. This allows functional testing of the circuit board on which the device is mounted through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test node data to be captured and shifted out for verification. In addition, these devices can be linked into a board-level serial scan path for more board-level testing. The test access port operates with an LVCMOS interface that corresponds to the power supply voltage.

## I/O Quick Configuration

To facilitate the most efficient board test, the physical nature of the I/O cells must be set before running any continuity tests. As these tests are fast, by nature, the overhead and time that is required for configuration of the I/Os’ physical nature should be minimal so that board test time is minimized. The ispMACH 4000 family of devices allows this by offering the user the ability to quickly configure the physical nature of the I/O cells. This quick configuration takes milliseconds to complete, whereas it takes seconds for the entire device to be programmed. Lattice’s ispVM<sup>®</sup> System programming software can either perform the quick configuration through the PC parallel port, or can generate the ATE or test vectors necessary for a third-party test system.

**Absolute Maximum Ratings**<sup>1, 2, 3</sup>

|                                                       | ispMACH 4000C/Z<br>(1.8V) | ispMACH 4000B<br>(2.5V) | ispMACH 4000V<br>(3.3V) |
|-------------------------------------------------------|---------------------------|-------------------------|-------------------------|
| Supply Voltage ( $V_{CC}$ )                           | -0.5 to 2.5V              | -0.5 to 5.5V            | -0.5 to 5.5V            |
| Output Supply Voltage ( $V_{CCO}$ )                   | -0.5 to 4.5V              | -0.5 to 4.5V            | -0.5 to 4.5V            |
| Input or I/O Tristate Voltage Applied <sup>4, 5</sup> | -0.5 to 5.5V              | -0.5 to 5.5V            | -0.5 to 5.5V            |
| Storage Temperature                                   | -65 to 150°C              | -65 to 150°C            | -65 to 150°C            |
| Junction Temperature ( $T_j$ ) with Power Applied     | -55 to 150°C              | -55 to 150°C            | -55 to 150°C            |

1. Stress above those listed under the “Absolute Maximum Ratings” may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
2. Compliance with Lattice [Thermal Management](#) document is required.
3. All voltages referenced to GND.
4. Undershoot of -2V and overshoot of ( $V_{IH}$  (MAX) + 2V), up to a total pin voltage of 6.0V, is permitted for a duration of < 20ns.
5. Maximum of 64 I/Os per device with  $V_{IN} > 3.6V$  is allowed.

**Recommended Operating Conditions**

| Symbol          | Parameter                         |                                                      | Min.                | Max. | Units |
|-----------------|-----------------------------------|------------------------------------------------------|---------------------|------|-------|
| V <sub>CC</sub> | Supply Voltage for 1.8V Devices   | ispMACH 4000C                                        | 1.65                | 1.95 | V     |
|                 |                                   | ispMACH 4000Z                                        | 1.7                 | 1.9  | V     |
|                 |                                   | ispMACH 4000Z, Extended Functional Voltage Operation | 1.6 <sup>1, 2</sup> | 1.9  | V     |
|                 | Supply Voltage for 2.5V Devices   |                                                      | 2.3                 | 2.7  | V     |
|                 | Supply Voltage for 3.3V Devices   |                                                      | 3.0                 | 3.6  | V     |
| T <sub>j</sub>  | Junction Temperature (Commercial) |                                                      | 0                   | 90   | C     |
|                 | Junction Temperature (Industrial) |                                                      | -40                 | 105  | C     |
|                 | Junction Temperature (Extended)   |                                                      | -40                 | 130  | C     |

1. Devices operating at 1.6V can expect performance degradation up to 35%.
2. Applicable for devices with 2004 date codes and later. Contact factory for ordering instructions.

**Erase Reprogram Specifications**

| Parameter             | Min.  | Max. | Units  |
|-----------------------|-------|------|--------|
| Erase/Reprogram Cycle | 1,000 | —    | Cycles |

Note: Valid over commercial temperature range.

**Hot Socketing Characteristics**<sup>1,2,3</sup>

| Symbol   | Parameter                    | Condition                                       | Min. | Typ.     | Max.      | Units   |
|----------|------------------------------|-------------------------------------------------|------|----------|-----------|---------|
| $I_{DK}$ | Input or I/O Leakage Current | $0 \leq V_{IN} \leq 3.0V$ , $T_j = 105^\circ C$ | —    | $\pm 30$ | $\pm 150$ | $\mu A$ |
|          |                              | $0 \leq V_{IN} \leq 3.0V$ , $T_j = 130^\circ C$ | —    | $\pm 30$ | $\pm 200$ | $\mu A$ |

1. Insensitive to sequence of  $V_{CC}$  or  $V_{CCO}$ . However, assumes monotonic rise/fall rates for  $V_{CC}$  and  $V_{CCO}$ , provided  $(V_{IN} - V_{CCO}) \leq 3.6V$ .
2.  $0 < V_{CC} < V_{CC} (MAX)$ ,  $0 < V_{CCO} < V_{CCO} (MAX)$ .
3.  $I_{DK}$  is additive to  $I_{PU}$ ,  $I_{PD}$  or  $I_{BH}$ . Device defaults to pull-up until fuse circuitry is active.

## Supply Current, ispMACH 4000V/B/C

### Over Recommended Operating Conditions

| Symbol                           | Parameter                      | Condition  | Min. | Typ. | Max. | Units |
|----------------------------------|--------------------------------|------------|------|------|------|-------|
| ispMACH 4032V/B/C                |                                |            |      |      |      |       |
| ICC <sup>1,2,3</sup>             | Operating Power Supply Current | Vcc = 3.3V | —    | 11.8 | —    | mA    |
|                                  |                                | Vcc = 2.5V | —    | 11.8 | —    | mA    |
|                                  |                                | Vcc = 1.8V | —    | 1.8  | —    | mA    |
| ICC <sup>4</sup>                 | Standby Power Supply Current   | Vcc = 3.3V | —    | 11.3 | —    | mA    |
|                                  |                                | Vcc = 2.5V | —    | 11.3 | —    | mA    |
|                                  |                                | Vcc = 1.8V | —    | 1.3  | —    | mA    |
| ispMACH 4064V/B/C                |                                |            |      |      |      |       |
| ICC <sup>1,2,3</sup>             | Operating Power Supply Current | Vcc = 3.3V | —    | 12   | —    | mA    |
|                                  |                                | Vcc = 2.5V | —    | 12   | —    | mA    |
|                                  |                                | Vcc = 1.8V | —    | 2    | —    | mA    |
| ICC <sup>5</sup>                 | Standby Power Supply Current   | Vcc = 3.3V | —    | 11.5 | —    | mA    |
|                                  |                                | Vcc = 2.5V | —    | 11.5 | —    | mA    |
|                                  |                                | Vcc = 1.8V | —    | 1.5  | —    | mA    |
| ispMACH 4128V/B/C                |                                |            |      |      |      |       |
| ICC <sup>1,2,3</sup>             | Operating Power Supply Current | Vcc = 3.3V | —    | 12   | —    | mA    |
|                                  |                                | Vcc = 2.5V | —    | 12   | —    | mA    |
|                                  |                                | Vcc = 1.8V | —    | 2    | —    | mA    |
| ICC <sup>4</sup>                 | Standby Power Supply Current   | Vcc = 3.3V | —    | 11.5 | —    | mA    |
|                                  |                                | Vcc = 2.5V | —    | 11.5 | —    | mA    |
|                                  |                                | Vcc = 1.8V | —    | 1.5  | —    | mA    |
| ispMACH 4256V/B/C                |                                |            |      |      |      |       |
| I <sub>CC</sub> <sup>1,2,3</sup> | Operating Power Supply Current | Vcc = 3.3V | —    | 12.5 | —    | mA    |
|                                  |                                | Vcc = 2.5V | —    | 12.5 | —    | mA    |
|                                  |                                | Vcc = 1.8V | —    | 2.5  | —    | mA    |
| I <sub>CC</sub> <sup>4</sup>     | Standby Power Supply Current   | Vcc = 3.3V | —    | 12   | —    | mA    |
|                                  |                                | Vcc = 2.5V | —    | 12   | —    | mA    |
|                                  |                                | Vcc = 1.8V | —    | 2    | —    | mA    |
| ispMACH 4384V/B/C                |                                |            |      |      |      |       |
| I <sub>CC</sub> <sup>1,2,3</sup> | Operating Power Supply Current | Vcc = 3.3V | —    | 13.5 | —    | mA    |
|                                  |                                | Vcc = 2.5V | —    | 13.5 | —    | mA    |
|                                  |                                | Vcc = 1.8V | —    | 3.5  | —    | mA    |
| I <sub>CC</sub> <sup>4</sup>     | Standby Power Supply Current   | Vcc = 3.3V | —    | 12.5 | —    | mA    |
|                                  |                                | Vcc = 2.5V | —    | 12.5 | —    | mA    |
|                                  |                                | Vcc = 1.8V | —    | 2.5  | —    | mA    |
| ispMACH 4512V/B/C                |                                |            |      |      |      |       |
| I <sub>CC</sub> <sup>1,2,3</sup> | Operating Power Supply Current | Vcc = 3.3V | —    | 14   | —    | mA    |
|                                  |                                | Vcc = 2.5V | —    | 14   | —    | mA    |
|                                  |                                | Vcc = 1.8V | —    | 4    | —    | mA    |

## ispMACH 4000V/B/C Internal Timing Parameters

Over Recommended Operating Conditions

| Parameter             | Description                                      | -2.5 |      | -2.7 |      | -3   |      | -3.5 |      | Units |
|-----------------------|--------------------------------------------------|------|------|------|------|------|------|------|------|-------|
| In/Out Delays         |                                                  |      |      |      |      |      |      |      |      |       |
| t <sub>IN</sub>       | Input Buffer Delay                               | —    | 0.60 | —    | 0.60 | —    | 0.70 | —    | 0.70 | ns    |
| t <sub>GOE</sub>      | Global OE Pin Delay                              | —    | 2.04 | —    | 2.54 | —    | 3.04 | —    | 3.54 | ns    |
| t <sub>GCLK_IN</sub>  | Global Clock Input Buffer Delay                  | —    | 0.78 | —    | 1.28 | —    | 1.28 | —    | 1.28 | ns    |
| t <sub>BUF</sub>      | Delay through Output Buffer                      | —    | 0.85 | —    | 0.85 | —    | 0.85 | —    | 0.85 | ns    |
| t <sub>EN</sub>       | Output Enable Time                               | —    | 0.96 | —    | 0.96 | —    | 0.96 | —    | 0.96 | ns    |
| t <sub>DIS</sub>      | Output Disable Time                              | —    | 0.96 | —    | 0.96 | —    | 0.96 | —    | 0.96 | ns    |
| Routing/GLB Delays    |                                                  |      |      |      |      |      |      |      |      |       |
| t <sub>ROUTE</sub>    | Delay through GRP                                | —    | 0.61 | —    | 0.81 | —    | 1.01 | —    | 1.01 | ns    |
| t <sub>MCELL</sub>    | Macrocell Delay                                  | —    | 0.45 | —    | 0.55 | —    | 0.55 | —    | 0.65 | ns    |
| t <sub>INREG</sub>    | Input Buffer to Macrocell Register Delay         | —    | 0.11 | —    | 0.31 | —    | 0.31 | —    | 0.31 | ns    |
| t <sub>FBK</sub>      | Internal Feedback Delay                          | —    | 0.00 | —    | 0.00 | —    | 0.00 | —    | 0.00 | ns    |
| t <sub>PDb</sub>      | 5-PT Bypass Propagation Delay                    | —    | 0.44 | —    | 0.44 | —    | 0.44 | —    | 0.94 | ns    |
| t <sub>PDi</sub>      | Macrocell Propagation Delay                      | —    | 0.64 | —    | 0.64 | —    | 0.64 | —    | 0.94 | ns    |
| Register/Latch Delays |                                                  |      |      |      |      |      |      |      |      |       |
| t <sub>S</sub>        | D-Register Setup Time (Global Clock)             | 0.92 | —    | 1.12 | —    | 1.02 | —    | 0.92 | —    | ns    |
| t <sub>S_PT</sub>     | D-Register Setup Time (Product Term Clock)       | 1.42 | —    | 1.32 | —    | 1.32 | —    | 1.32 | —    | ns    |
| t <sub>ST</sub>       | T-Register Setup Time (Global Clock)             | 1.12 | —    | 1.32 | —    | 1.22 | —    | 1.12 | —    | ns    |
| t <sub>ST_PT</sub>    | T-Register Setup Time (Product Term Clock)       | 1.42 | —    | 1.32 | —    | 1.32 | —    | 1.32 | —    | ns    |
| t <sub>H</sub>        | D-Register Hold Time                             | 0.88 | —    | 0.68 | —    | 0.98 | —    | 1.08 | —    | ns    |
| t <sub>HT</sub>       | T-Register Hold Time                             | 0.88 | —    | 0.68 | —    | 0.98 | —    | 1.08 | —    | ns    |
| t <sub>SIR</sub>      | D-Input Register Setup Time (Global Clock)       | 0.82 | —    | 1.37 | —    | 1.27 | —    | 1.27 | —    | ns    |
| t <sub>SIR_PT</sub>   | D-Input Register Setup Time (Product Term Clock) | 1.45 | —    | 1.45 | —    | 1.45 | —    | 1.45 | —    | ns    |
| t <sub>HIR</sub>      | D-Input Register Hold Time (Global Clock)        | 0.88 | —    | 0.63 | —    | 0.73 | —    | 0.73 | —    | ns    |
| t <sub>HIR_PT</sub>   | D-Input Register Hold Time (Product Term Clock)  | 0.88 | —    | 0.63 | —    | 0.73 | —    | 0.73 | —    | ns    |
| t <sub>COi</sub>      | Register Clock to Output/Feedback MUX Time       | —    | 0.52 | —    | 0.52 | —    | 0.52 | —    | 0.52 | ns    |
| t <sub>CES</sub>      | Clock Enable Setup Time                          | 2.25 | —    | 2.25 | —    | 2.25 | —    | 2.25 | —    | ns    |
| t <sub>CEH</sub>      | Clock Enable Hold Time                           | 1.88 | —    | 1.88 | —    | 1.88 | —    | 1.88 | —    | ns    |
| t <sub>SL</sub>       | Latch Setup Time (Global Clock)                  | 0.92 | —    | 1.12 | —    | 1.02 | —    | 0.92 | —    | ns    |
| t <sub>SL_PT</sub>    | Latch Setup Time (Product Term Clock)            | 1.42 | —    | 1.32 | —    | 1.32 | —    | 1.32 | —    | ns    |
| t <sub>HL</sub>       | Latch Hold Time                                  | 1.17 | —    | 1.17 | —    | 1.17 | —    | 1.17 | —    | ns    |
| t <sub>GOi</sub>      | Latch Gate to Output/Feedback MUX Time           | —    | 0.33 | —    | 0.33 | —    | 0.33 | —    | 0.33 | ns    |

---

**ispMACH 4000V/B/C Internal Timing Parameters (Cont.)****Over Recommended Operating Conditions**

| Parameter          | Description           | -5   |      | -75  |      | -10  |      | Units |
|--------------------|-----------------------|------|------|------|------|------|------|-------|
|                    |                       | Min. | Max. | Min. | Max. | Min. | Max. |       |
| t <sub>GPTOE</sub> | Global PT OE Delay    | —    | 5.58 | —    | 5.58 | —    | 5.78 | ns    |
| t <sub>PTOE</sub>  | Macrocell PT OE Delay | —    | 3.58 | —    | 4.28 | —    | 4.28 | ns    |

Timing v.3.2

Note: Internal Timing Parameters are not tested and are for reference only. Refer to the Timing Model in this data sheet for further details.

**ispMACH 4000Z Timing Adders <sup>1</sup>**

| Adder Type                        | Base Parameter                                            | Description                                | -35  |      | -37  |      | -42  |      | Units |
|-----------------------------------|-----------------------------------------------------------|--------------------------------------------|------|------|------|------|------|------|-------|
|                                   |                                                           |                                            | Min. | Max. | Min. | Max. | Min. | Max. |       |
| Optional Delay Adders             |                                                           |                                            |      |      |      |      |      |      |       |
| t <sub>INDIO</sub>                | t <sub>INREG</sub>                                        | Input register delay                       | —    | 1.00 | —    | 1.00 | —    | 1.30 | ns    |
| t <sub>EXP</sub>                  | t <sub>MCELL</sub>                                        | Product term expander delay                | —    | 0.40 | —    | 0.40 | —    | 0.45 | ns    |
| t <sub>ORP</sub>                  | —                                                         | Output routing pool delay                  | —    | 0.40 | —    | 0.40 | —    | 0.40 | ns    |
| t <sub>BLA</sub>                  | t <sub>ROUTE</sub>                                        | Additional block load-ing adder            | —    | 0.04 | —    | 0.05 | —    | 0.05 | ns    |
| t <sub>IOI</sub> Input Adjusters  |                                                           |                                            |      |      |      |      |      |      |       |
| LVTTTL_in                         | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVTTTL standard                      | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVC MOS33_in                      | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVC MOS 3.3 standard                 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVC MOS25_in                      | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVC MOS 2.5 standard                 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVC MOS18_in                      | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVC MOS 1.8 standard                 | —    | 0.00 | —    | 0.00 | —    | 0.00 | ns    |
| PCI_in                            | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using PCI compatible input                 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| t <sub>IOO</sub> Output Adjusters |                                                           |                                            |      |      |      |      |      |      |       |
| LVTTTL_out                        | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as TTL buffer            | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| LVC MOS33_out                     | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as 3.3V buffer           | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| LVC MOS25_out                     | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as 2.5V buffer           | —    | 0.10 | —    | 0.10 | —    | 0.10 | ns    |
| LVC MOS18_out                     | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as 1.8V buffer           | —    | 0.00 | —    | 0.00 | —    | 0.00 | ns    |
| PCI_out                           | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as PCI compatible buffer | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| Slow Slew                         | t <sub>BUF</sub> , t <sub>EN</sub>                        | Output configured for slow slew rate       | —    | 1.00 | —    | 1.00 | —    | 1.00 | ns    |

Note: Open drain timing is the same as corresponding LVC MOS timing.


Timing v.2.2

1. Refer to TN1004, [ispMACH 4000 Timing Model Design and Usage Guidelines](#) for information regarding the use of these adders.


## Boundary Scan Waveforms and Timing Specifications

| Symbol       | Parameter                                                      | Min. | Max. | Units |
|--------------|----------------------------------------------------------------|------|------|-------|
| $t_{BTCP}$   | TCK [BSCAN test] clock cycle                                   | 40   | —    | ns    |
| $t_{BTCH}$   | TCK [BSCAN test] pulse width high                              | 20   | —    | ns    |
| $t_{BTCL}$   | TCK [BSCAN test] pulse width low                               | 20   | —    | ns    |
| $t_{BTSU}$   | TCK [BSCAN test] setup time                                    | 8    | —    | ns    |
| $t_{BTH}$    | TCK [BSCAN test] hold time                                     | 10   | —    | ns    |
| $t_{BRF}$    | TCK [BSCAN test] rise and fall time                            | 50   | —    | mV/ns |
| $t_{BTCO}$   | TAP controller falling edge of clock to valid output           | —    | 10   | ns    |
| $t_{BTOZ}$   | TAP controller falling edge of clock to data output disable    | —    | 10   | ns    |
| $t_{BTVO}$   | TAP controller falling edge of clock to data output enable     | —    | 10   | ns    |
| $t_{BTCPSU}$ | BSCAN test Capture register setup time                         | 8    | —    | ns    |
| $t_{BTCPH}$  | BSCAN test Capture register hold time                          | 10   | —    | ns    |
| $t_{BTUCO}$  | BSCAN test Update reg, falling edge of clock to valid output   | —    | 25   | ns    |
| $t_{BTUOZ}$  | BSCAN test Update reg, falling edge of clock to output disable | —    | 25   | ns    |
| $t_{BTUOV}$  | BSCAN test Update reg, falling edge of clock to output enable  | —    | 25   | ns    |


## Power Consumption



Note: The devices are configured with maximum number of 16-bit counters, typical current at 1.8V, 25°C.



Note: The devices are configured with maximum number of 16-bit counters, typical current at 1.8V, 25°C.



Note: The devices are configured with maximum number of 16-bit counters, typical current at 3.3V, 2.5V, 25°C.

## Power Estimation Coefficients<sup>1</sup>

| Device          | A     | B     |
|-----------------|-------|-------|
| ispMACH 4032V/B | 11.3  | 0.010 |
| ispMACH 4032C   | 1.3   | 0.010 |
| ispMACH 4064V/B | 11.5  | 0.010 |
| ispMACH 4064C   | 1.5   | 0.010 |
| ispMACH 4128V/B | 11.5  | 0.011 |
| ispMACH 4128C   | 1.5   | 0.011 |
| ispMACH 4256V/B | 12    | 0.011 |
| ispMACH 4256C   | 2     | 0.011 |
| ispMACH 4384V/B | 12.5  | 0.013 |
| ispMACH 4384C   | 2.5   | 0.013 |
| ispMACH 4512V/B | 13    | 0.013 |
| ispMACH 4512C   | 3     | 0.013 |
| ispMACH 4032ZC  | 0.010 | 0.010 |
| ispMACH 4064ZC  | 0.011 | 0.010 |
| ispMACH 4128ZC  | 0.012 | 0.010 |
| ispMACH 4256ZC  | 0.013 | 0.010 |

1. For further information about the use of these coefficients, refer to TN1005, [Power Estimation in ispMACH 4000V/B/C/Z Devices](#).

**ispMACH 4000V/B/C/Z Power Supply and NC Connections<sup>1</sup>**

| Signal                 | 44-pin TQFP <sup>2</sup> | 48-pin TQFP <sup>2</sup> | 56-ball csBGA <sup>3</sup>                        | 100-pin TQFP <sup>2</sup> | 128-pin TQFP <sup>2</sup> |
|------------------------|--------------------------|--------------------------|---------------------------------------------------|---------------------------|---------------------------|
| VCC                    | 11, 33                   | 12, 36                   | K2, A9                                            | 25, 40, 75, 90            | 32, 51, 96, 115           |
| VCCO0<br>VCCO (Bank 0) | 6                        | 6                        | F3                                                | 13, 33, 95                | 3, 17, 30, 41, 122        |
| VCCO1<br>VCCO (Bank 1) | 28                       | 30                       | E8                                                | 45, 63, 83                | 58, 67, 81, 94, 105       |
| GND                    | 12, 34                   | 13, 37                   | H3, C8                                            | 1, 26, 51, 76             | 1, 33, 65, 97             |
| GND (Bank 0)           | 5                        | 5                        | D3                                                | 7, 18, 32, 96             | 10, 24, 40, 113, 123      |
| GND (Bank 1)           | 27                       | 29                       | G8                                                | 46, 57, 68, 82            | 49, 59, 74, 88, 104       |
| NC                     | —                        | —                        | <b>4032Z:</b> A8, B10, E1,<br>E3, F8, F10, J1, K3 | —                         | —                         |

1. All grounds must be electrically connected at the board level. However, for the purposes of I/O current loading, grounds are associated with the bank shown.
2. Pin orientation follows the conventional order from pin 1 marking of the top side view and counter-clockwise.
3. Pin orientation A1 starts from the upper left corner of the top side view with alphabetical order ascending vertically and numerical order ascending horizontally.

**ispMACH 4032V/B/C/Z and 4064V/B/C/Z Logic Signal Connections:  
48-Pin TQFP (Cont.)**

| Pin Number | Bank Number | ispMACH 4032V/B/C/Z |                   | ispMACH 4064V/B/C |                  | ispMACH 4064Z |                  |
|------------|-------------|---------------------|-------------------|-------------------|------------------|---------------|------------------|
|            |             | GLB/MC/Pad          | ORP               | GLB/MC/Pad        | ORP              | GLB/MC/Pad    | ORP              |
| 33         | 1           | B10                 | B <sup>^</sup> 10 | D4                | D <sup>^</sup> 2 | D10           | D <sup>^</sup> 5 |
| 34         | 1           | B11                 | B <sup>^</sup> 11 | D6                | D <sup>^</sup> 3 | D8            | D <sup>^</sup> 4 |
| 35         | -           | TDO                 | -                 | TDO               | -                | TDO           | -                |
| 36         | -           | VCC                 | -                 | VCC               | -                | VCC           | -                |
| 37         | -           | GND                 | -                 | GND               | -                | GND           | -                |
| 38         | 1           | B12                 | B <sup>^</sup> 12 | D8                | D <sup>^</sup> 4 | D6            | D <sup>^</sup> 3 |
| 39         | 1           | B13                 | B <sup>^</sup> 13 | D10               | D <sup>^</sup> 5 | D4            | D <sup>^</sup> 2 |
| 40         | 1           | B14                 | B <sup>^</sup> 14 | D12               | D <sup>^</sup> 6 | D2            | D <sup>^</sup> 1 |
| 41         | 1           | B15/GOE1            | B <sup>^</sup> 15 | D14/GOE1          | D <sup>^</sup> 7 | D0/GOE1       | D <sup>^</sup> 0 |
| 42         | 1           | CLK3/I              | -                 | CLK3/I            | -                | CLK3/I        | -                |
| 43         | 0           | CLK0/I              | -                 | CLK0/I            | -                | CLK0/I        | -                |
| 44         | 0           | A0/GOE0             | A <sup>^</sup> 0  | A0/GOE0           | A <sup>^</sup> 0 | A0/GOE0       | A <sup>^</sup> 0 |
| 45         | 0           | A1                  | A <sup>^</sup> 1  | A2                | A <sup>^</sup> 1 | A1            | A <sup>^</sup> 1 |
| 46         | 0           | A2                  | A <sup>^</sup> 2  | A4                | A <sup>^</sup> 2 | A2            | A <sup>^</sup> 2 |
| 47         | 0           | A3                  | A <sup>^</sup> 3  | A6                | A <sup>^</sup> 3 | A4            | A <sup>^</sup> 3 |
| 48         | 0           | A4                  | A <sup>^</sup> 4  | A8                | A <sup>^</sup> 4 | A6            | A <sup>^</sup> 4 |

**ispMACH 4032Z and 4064Z Logic Signal Connections: 56-Ball csBGA**

| Ball Number | Bank Number | ispMACH 4032Z   |                   | ispMACH 4064Z  |                  |
|-------------|-------------|-----------------|-------------------|----------------|------------------|
|             |             | GLB/MC/Pad      | ORP               | GLB/MC/Pad     | ORP              |
| B1          | -           | TDI             | -                 | TDI            | -                |
| C3          | 0           | A5              | A <sup>^</sup> 5  | A8             | A <sup>^</sup> 5 |
| C1          | 0           | A6              | A <sup>^</sup> 6  | A10            | A <sup>^</sup> 6 |
| D1          | 0           | A7              | A <sup>^</sup> 7  | A11            | A <sup>^</sup> 7 |
| D3          | 0           | GND (Bank 0)    | -                 | GND (Bank 0)   | -                |
| E3          | 0           | NC <sup>1</sup> | -                 | I <sup>1</sup> | -                |
| E1          | 0           | NC <sup>1</sup> | -                 | I <sup>1</sup> | -                |
| F3          | 0           | VCCO (Bank 0)   | -                 | VCCO (Bank 0)  | -                |
| F1          | 0           | A8              | A <sup>^</sup> 8  | B15            | B <sup>^</sup> 7 |
| G3          | 0           | A9              | A <sup>^</sup> 9  | B12            | B <sup>^</sup> 6 |
| G1          | 0           | A10             | A <sup>^</sup> 10 | B10            | B <sup>^</sup> 5 |
| H1          | 0           | A11             | A <sup>^</sup> 11 | B8             | B <sup>^</sup> 4 |
| J1          | 0           | NC              | -                 | I              | -                |
| K1          | -           | TCK             | -                 | TCK            | -                |
| K2          | -           | VCC             | -                 | VCC            | -                |
| H3          | -           | GND             | -                 | GND            | -                |
| K3          | -           | NC <sup>1</sup> | -                 | I <sup>1</sup> | -                |
| K4          | 0           | A12             | A <sup>^</sup> 12 | B6             | B <sup>^</sup> 3 |
| H4          | 0           | A13             | A <sup>^</sup> 13 | B4             | B <sup>^</sup> 2 |
| H5          | 0           | A14             | A <sup>^</sup> 14 | B2             | B <sup>^</sup> 1 |

**ispMACH 4064V/B/C/Z, 4128V/B/C/Z, 4256V/B/C/Z Logic Signal Connections:  
100-Pin TQFP**

| Pin Number | Bank Number | ispMACH 4064V/B/C/Z |      | ispMACH 4128V/B/C/Z |     | ispMACH 4256V/B/C/Z |     |
|------------|-------------|---------------------|------|---------------------|-----|---------------------|-----|
|            |             | GLB/MC/Pad          | ORP  | GLB/MC/Pad          | ORP | GLB/MC/Pad          | ORP |
| 1          | -           | GND                 | -    | GND                 | -   | GND                 | -   |
| 2          | -           | TDI                 | -    | TDI                 | -   | TDI                 | -   |
| 3          | 0           | A8                  | A^8  | B0                  | B^0 | C12                 | C^3 |
| 4          | 0           | A9                  | A^9  | B2                  | B^1 | C10                 | C^2 |
| 5          | 0           | A10                 | A^10 | B4                  | B^2 | C6                  | C^1 |
| 6          | 0           | A11                 | A^11 | B6                  | B^3 | C2                  | C^0 |
| 7          | 0           | GND (Bank 0)        | -    | GND (Bank 0)        | -   | GND (Bank 0)        | -   |
| 8          | 0           | A12                 | A^12 | B8                  | B^4 | D12                 | D^3 |
| 9          | 0           | A13                 | A^13 | B10                 | B^5 | D10                 | D^2 |
| 10         | 0           | A14                 | A^14 | B12                 | B^6 | D6                  | D^1 |
| 11         | 0           | A15                 | A^15 | B13                 | B^7 | D4                  | D^0 |
| 12*        | 0           | I                   | -    | I                   | -   | I                   | -   |
| 13         | 0           | VCCO (Bank 0)       | -    | VCCO (Bank 0)       | -   | VCCO (Bank 0)       | -   |
| 14         | 0           | B15                 | B^15 | C14                 | C^7 | E4                  | E^0 |
| 15         | 0           | B14                 | B^14 | C12                 | C^6 | E6                  | E^1 |
| 16         | 0           | B13                 | B^13 | C10                 | C^5 | E10                 | E^2 |
| 17         | 0           | B12                 | B^12 | C8                  | C^4 | E12                 | E^3 |
| 18         | 0           | GND (Bank 0)        | -    | GND (Bank 0)        | -   | GND (Bank 0)        | -   |
| 19         | 0           | B11                 | B^11 | C6                  | C^3 | F2                  | F^0 |
| 20         | 0           | B10                 | B^10 | C5                  | C^2 | F6                  | F^1 |
| 21         | 0           | B9                  | B^9  | C4                  | C^1 | F10                 | F^2 |
| 22         | 0           | B8                  | B^8  | C2                  | C^0 | F12                 | F^3 |
| 23*        | 0           | I                   | -    | I                   | -   | I                   | -   |
| 24         | -           | TCK                 | -    | TCK                 | -   | TCK                 | -   |
| 25         | -           | VCC                 | -    | VCC                 | -   | VCC                 | -   |
| 26         | -           | GND                 | -    | GND                 | -   | GND                 | -   |
| 27*        | 0           | I                   | -    | I                   | -   | I                   | -   |
| 28         | 0           | B7                  | B^7  | D13                 | D^7 | G12                 | G^3 |
| 29         | 0           | B6                  | B^6  | D12                 | D^6 | G10                 | G^2 |
| 30         | 0           | B5                  | B^5  | D10                 | D^5 | G6                  | G^1 |
| 31         | 0           | B4                  | B^4  | D8                  | D^4 | G2                  | G^0 |
| 32         | 0           | GND (Bank 0)        | -    | GND (Bank 0)        | -   | GND (Bank 0)        | -   |
| 33         | 0           | VCCO (Bank 0)       | -    | VCCO (Bank 0)       | -   | VCCO (Bank 0)       | -   |
| 34         | 0           | B3                  | B^3  | D6                  | D^3 | H12                 | H^3 |
| 35         | 0           | B2                  | B^2  | D4                  | D^2 | H10                 | H^2 |
| 36         | 0           | B1                  | B^1  | D2                  | D^1 | H6                  | H^1 |
| 37         | 0           | B0                  | B^0  | D0                  | D^0 | H2                  | H^0 |
| 38         | 0           | CLK1/I              | -    | CLK1/I              | -   | CLK1/I              | -   |
| 39         | 1           | CLK2/I              | -    | CLK2/I              | -   | CLK2/I              | -   |
| 40         | -           | VCC                 | -    | VCC                 | -   | VCC                 | -   |
| 41         | 1           | C0                  | C^0  | E0                  | E^0 | I2                  | I^0 |

**ispMACH 4064V/B/C/Z, 4128V/B/C/Z, 4256V/B/C/Z Logic Signal Connections:  
100-Pin TQFP (Cont.)**

| Pin Number | Bank Number | ispMACH 4064V/B/C/Z |                 | ispMACH 4128V/B/C/Z |                | ispMACH 4256V/B/C/Z |                |
|------------|-------------|---------------------|-----------------|---------------------|----------------|---------------------|----------------|
|            |             | GLB/MC/Pad          | ORP             | GLB/MC/Pad          | ORP            | GLB/MC/Pad          | ORP            |
| 42         | 1           | C1                  | C <sup>1</sup>  | E2                  | E <sup>1</sup> | I6                  | I <sup>1</sup> |
| 43         | 1           | C2                  | C <sup>2</sup>  | E4                  | E <sup>2</sup> | I10                 | I <sup>2</sup> |
| 44         | 1           | C3                  | C <sup>3</sup>  | E6                  | E <sup>3</sup> | I12                 | I <sup>3</sup> |
| 45         | 1           | VCCO (Bank 1)       | -               | VCCO (Bank 1)       | -              | VCCO (Bank 1)       | -              |
| 46         | 1           | GND (Bank 1)        | -               | GND (Bank 1)        | -              | GND (Bank 1)        | -              |
| 47         | 1           | C4                  | C <sup>4</sup>  | E8                  | E <sup>4</sup> | J2                  | J <sup>0</sup> |
| 48         | 1           | C5                  | C <sup>5</sup>  | E10                 | E <sup>5</sup> | J6                  | J <sup>1</sup> |
| 49         | 1           | C6                  | C <sup>6</sup>  | E12                 | E <sup>6</sup> | J10                 | J <sup>2</sup> |
| 50         | 1           | C7                  | C <sup>7</sup>  | E14                 | E <sup>7</sup> | J12                 | J <sup>3</sup> |
| 51         | -           | GND                 | -               | GND                 | -              | GND                 | -              |
| 52         | -           | TMS                 | -               | TMS                 | -              | TMS                 | -              |
| 53         | 1           | C8                  | C <sup>8</sup>  | F0                  | F <sup>0</sup> | K12                 | K <sup>3</sup> |
| 54         | 1           | C9                  | C <sup>9</sup>  | F2                  | F <sup>1</sup> | K10                 | K <sup>2</sup> |
| 55         | 1           | C10                 | C <sup>10</sup> | F4                  | F <sup>2</sup> | K6                  | K <sup>1</sup> |
| 56         | 1           | C11                 | C <sup>11</sup> | F6                  | F <sup>3</sup> | K2                  | K <sup>0</sup> |
| 57         | 1           | GND (Bank 1)        | -               | GND (Bank 1)        | -              | GND (Bank 1)        | -              |
| 58         | 1           | C12                 | C <sup>12</sup> | F8                  | F <sup>4</sup> | L12                 | L <sup>3</sup> |
| 59         | 1           | C13                 | C <sup>13</sup> | F10                 | F <sup>5</sup> | L10                 | L <sup>2</sup> |
| 60         | 1           | C14                 | C <sup>14</sup> | F12                 | F <sup>6</sup> | L6                  | L <sup>1</sup> |
| 61         | 1           | C15                 | C <sup>15</sup> | F13                 | F <sup>7</sup> | L4                  | L <sup>0</sup> |
| 62*        | 1           | I                   | -               | I                   | -              | I                   | -              |
| 63         | 1           | VCCO (Bank 1)       | -               | VCCO (Bank 1)       | -              | VCCO (Bank 1)       | -              |
| 64         | 1           | D15                 | D <sup>15</sup> | G14                 | G <sup>7</sup> | M4                  | M <sup>0</sup> |
| 65         | 1           | D14                 | D <sup>14</sup> | G12                 | G <sup>6</sup> | M6                  | M <sup>1</sup> |
| 66         | 1           | D13                 | D <sup>13</sup> | G10                 | G <sup>5</sup> | M10                 | M <sup>2</sup> |
| 67         | 1           | D12                 | D <sup>12</sup> | G8                  | G <sup>4</sup> | M12                 | M <sup>3</sup> |
| 68         | 1           | GND (Bank 1)        | -               | GND (Bank 1)        | -              | GND (Bank 1)        | -              |
| 69         | 1           | D11                 | D <sup>11</sup> | G6                  | G <sup>3</sup> | N2                  | N <sup>0</sup> |
| 70         | 1           | D10                 | D <sup>10</sup> | G5                  | G <sup>2</sup> | N6                  | N <sup>1</sup> |
| 71         | 1           | D9                  | D <sup>9</sup>  | G4                  | G <sup>1</sup> | N10                 | N <sup>2</sup> |
| 72         | 1           | D8                  | D <sup>8</sup>  | G2                  | G <sup>0</sup> | N12                 | N <sup>3</sup> |
| 73*        | 1           | I                   | -               | I                   | -              | I                   | -              |
| 74         | -           | TDO                 | -               | TDO                 | -              | TDO                 | -              |
| 75         | -           | VCC                 | -               | VCC                 | -              | VCC                 | -              |
| 76         | -           | GND                 | -               | GND                 | -              | GND                 | -              |
| 77*        | 1           | I                   | -               | I                   | -              | I                   | -              |
| 78         | 1           | D7                  | D <sup>7</sup>  | H13                 | H <sup>7</sup> | O12                 | O <sup>3</sup> |
| 79         | 1           | D6                  | D <sup>6</sup>  | H12                 | H <sup>6</sup> | O10                 | O <sup>2</sup> |
| 80         | 1           | D5                  | D <sup>5</sup>  | H10                 | H <sup>5</sup> | O6                  | O <sup>1</sup> |
| 81         | 1           | D4                  | D <sup>4</sup>  | H8                  | H <sup>4</sup> | O2                  | O <sup>0</sup> |
| 82         | 1           | GND (Bank 1)        | -               | GND (Bank 1)        | -              | GND (Bank 1)        | -              |

**ispMACH 4128V and 4256V Logic Signal Connections: 144-Pin TQFP (Cont.)**

| Pin Number | Bank Number | ispMACH 4128V   |                   | ispMACH 4256V  |                  |
|------------|-------------|-----------------|-------------------|----------------|------------------|
|            |             | GLB/MC/Pad      | ORP               | GLB/MC/Pad     | ORP              |
| 43         | 0           | D9              | D <sup>^</sup> 7  | G4             | G <sup>^</sup> 2 |
| 44         | 0           | D8              | D <sup>^</sup> 6  | G2             | G <sup>^</sup> 1 |
| 45         | 0           | NC <sup>2</sup> | -                 | I <sup>2</sup> | -                |
| 46         | 0           | GND (Bank 0)    | -                 | GND (Bank 0)   | -                |
| 47         | 0           | VCCO (Bank 0)   | -                 | VCCO (Bank 0)  | -                |
| 48         | 0           | D6              | D <sup>^</sup> 5  | H12            | H <sup>^</sup> 6 |
| 49         | 0           | D5              | D <sup>^</sup> 4  | H10            | H <sup>^</sup> 5 |
| 50         | 0           | D4              | D <sup>^</sup> 3  | H8             | H <sup>^</sup> 4 |
| 51         | 0           | D2              | D <sup>^</sup> 2  | H6             | H <sup>^</sup> 3 |
| 52         | 0           | D1              | D <sup>^</sup> 1  | H4             | H <sup>^</sup> 2 |
| 53         | 0           | D0              | D <sup>^</sup> 0  | H2             | H <sup>^</sup> 1 |
| 54         | 0           | CLK1/I          | -                 | CLK1/I         | -                |
| 55         | 1           | GND (Bank 1)    | -                 | GND (Bank 1)   | -                |
| 56         | 1           | CLK2/I          | -                 | CLK2/I         | -                |
| 57         | -           | VCC             | -                 | VCC            | -                |
| 58         | 1           | E0              | E <sup>^</sup> 0  | I2             | I <sup>^</sup> 1 |
| 59         | 1           | E1              | E <sup>^</sup> 1  | I4             | I <sup>^</sup> 2 |
| 60         | 1           | E2              | E <sup>^</sup> 2  | I6             | I <sup>^</sup> 3 |
| 61         | 1           | E4              | E <sup>^</sup> 3  | I8             | I <sup>^</sup> 4 |
| 62         | 1           | E5              | E <sup>^</sup> 4  | I10            | I <sup>^</sup> 5 |
| 63         | 1           | E6              | E <sup>^</sup> 5  | I12            | I <sup>^</sup> 6 |
| 64         | 1           | VCCO (Bank 1)   | -                 | VCCO (Bank 1)  | -                |
| 65         | 1           | GND (Bank 1)    | -                 | GND (Bank 1)   | -                |
| 66         | 1           | E8              | E <sup>^</sup> 6  | J2             | J <sup>^</sup> 1 |
| 67         | 1           | E9              | E <sup>^</sup> 7  | J4             | J <sup>^</sup> 2 |
| 68         | 1           | E10             | E <sup>^</sup> 8  | J6             | J <sup>^</sup> 3 |
| 69         | 1           | E12             | E <sup>^</sup> 9  | J8             | J <sup>^</sup> 4 |
| 70         | 1           | E13             | E <sup>^</sup> 10 | J10            | J <sup>^</sup> 5 |
| 71         | 1           | E14             | E <sup>^</sup> 11 | J12            | J <sup>^</sup> 6 |
| 72         | 1           | NC <sup>2</sup> | -                 | I <sup>2</sup> | -                |
| 73         | -           | GND             | -                 | GND            | -                |
| 74         | -           | TMS             | -                 | TMS            | -                |
| 75         | 1           | VCCO (Bank 1)   | -                 | VCCO (Bank 1)  | -                |
| 76         | 1           | F0              | F <sup>^</sup> 0  | K12            | K <sup>^</sup> 6 |
| 77         | 1           | F1              | F <sup>^</sup> 1  | K10            | K <sup>^</sup> 5 |
| 78         | 1           | F2              | F <sup>^</sup> 2  | K8             | K <sup>^</sup> 4 |
| 79         | 1           | F4              | F <sup>^</sup> 3  | K6             | K <sup>^</sup> 3 |
| 80         | 1           | F5              | F <sup>^</sup> 4  | K4             | K <sup>^</sup> 2 |
| 81         | 1           | F6              | F <sup>^</sup> 5  | K2             | K <sup>^</sup> 1 |
| 82         | 1           | GND (Bank 1)    | -                 | GND (Bank 1)   | -                |
| 83         | 1           | F8              | F <sup>^</sup> 6  | L14            | L <sup>^</sup> 7 |
| 84         | 1           | F9              | F <sup>^</sup> 7  | L12            | L <sup>^</sup> 6 |
| 85         | 1           | F10             | F <sup>^</sup> 8  | L10            | L <sup>^</sup> 5 |

**ispMACH 4256V/B/C/Z, 4384V/B/C, 4512V/B/C, Logic Signal Connections:  
176-Pin TQFP (Cont.)**

| Pin Number | Bank Number | ispMACH 4256V/B/C/Z |                 | ispMACH 4384V/B/C |                  | ispMACH 4512V/B/C |                  |
|------------|-------------|---------------------|-----------------|-------------------|------------------|-------------------|------------------|
|            |             | GLB/MC/Pad          | ORP             | GLB/MC/Pad        | ORP              | GLB/MC/Pad        | ORP              |
| 101        | 1           | GND (Bank 1)        | -               | GND (Bank 1)      | -                | GND (Bank 1)      | -                |
| 102        | 1           | L14                 | L <sup>14</sup> | AX14              | AX <sup>14</sup> | GX14              | GX <sup>14</sup> |
| 103        | 1           | L12                 | L <sup>12</sup> | AX12              | AX <sup>12</sup> | GX12              | GX <sup>12</sup> |
| 104        | 1           | L10                 | L <sup>10</sup> | AX10              | AX <sup>10</sup> | GX10              | GX <sup>10</sup> |
| 105        | 1           | L8                  | L <sup>8</sup>  | AX8               | AX <sup>8</sup>  | GX8               | GX <sup>8</sup>  |
| 106        | 1           | L6                  | L <sup>6</sup>  | AX6               | AX <sup>6</sup>  | GX6               | GX <sup>6</sup>  |
| 107        | 1           | L4                  | L <sup>4</sup>  | AX4               | AX <sup>4</sup>  | GX4               | GX <sup>4</sup>  |
| 108        | 1           | L2                  | L <sup>2</sup>  | AX2               | AX <sup>2</sup>  | GX2               | GX <sup>2</sup>  |
| 109        | 1           | L0                  | L <sup>0</sup>  | AX0               | AX <sup>0</sup>  | GX0               | GX <sup>0</sup>  |
| 110        | 1           | VCCO (Bank 1)       | -               | VCCO (Bank 1)     | -                | VCCO (Bank 1)     | -                |
| 111        | 1           | M0                  | M <sup>0</sup>  | DX0               | DX <sup>0</sup>  | JX0               | JX <sup>0</sup>  |
| 112        | 1           | M2                  | M <sup>2</sup>  | DX2               | DX <sup>2</sup>  | JX2               | JX <sup>2</sup>  |
| 113        | 1           | M4                  | M <sup>4</sup>  | DX4               | DX <sup>4</sup>  | JX4               | JX <sup>4</sup>  |
| 114        | 1           | M6                  | M <sup>6</sup>  | DX6               | DX <sup>6</sup>  | JX6               | JX <sup>6</sup>  |
| 115        | 1           | M8                  | M <sup>8</sup>  | DX8               | DX <sup>8</sup>  | JX8               | JX <sup>8</sup>  |
| 116        | 1           | M10                 | M <sup>10</sup> | DX10              | DX <sup>10</sup> | JX10              | JX <sup>10</sup> |
| 117        | 1           | M12                 | M <sup>12</sup> | DX12              | DX <sup>12</sup> | JX12              | JX <sup>12</sup> |
| 118        | 1           | M14                 | M <sup>14</sup> | DX14              | DX <sup>14</sup> | JX14              | JX <sup>14</sup> |
| 119        | 1           | GND (Bank 1)        | -               | GND (Bank 1)      | -                | GND (Bank 1)      | -                |
| 120        | 1           | N0                  | N <sup>0</sup>  | FX0               | FX <sup>0</sup>  | NX0               | NX <sup>0</sup>  |
| 121        | 1           | N2                  | N <sup>2</sup>  | FX2               | FX <sup>2</sup>  | NX2               | NX <sup>2</sup>  |
| 122        | 1           | N4                  | N <sup>4</sup>  | FX4               | FX <sup>4</sup>  | NX4               | NX <sup>4</sup>  |
| 123        | 1           | N6                  | N <sup>6</sup>  | FX6               | FX <sup>6</sup>  | NX6               | NX <sup>6</sup>  |
| 124        | 1           | N8                  | N <sup>8</sup>  | FX8               | FX <sup>8</sup>  | NX8               | NX <sup>8</sup>  |
| 125        | 1           | N10                 | N <sup>10</sup> | FX10              | FX <sup>10</sup> | NX10              | NX <sup>10</sup> |
| 126        | 1           | N12                 | N <sup>12</sup> | FX12              | FX <sup>12</sup> | NX12              | NX <sup>12</sup> |
| 127        | 1           | N14                 | N <sup>14</sup> | FX14              | FX <sup>14</sup> | NX14              | NX <sup>14</sup> |
| 128        | 1           | VCCO (Bank 1)       | -               | VCCO (Bank 1)     | -                | VCCO (Bank 1)     | -                |
| 129        | -           | TDO                 | -               | TDO               | -                | TDO               | -                |
| 130        | -           | VCC                 | -               | VCC               | -                | VCC               | -                |
| 131        | -           | NC                  | -               | NC                | -                | NC                | -                |
| 132        | -           | NC                  | -               | NC                | -                | NC                | -                |
| 133        | -           | NC                  | -               | NC                | -                | NC                | -                |
| 134        | -           | GND                 | -               | GND               | -                | GND               | -                |
| 135        | 1           | O14                 | O <sup>14</sup> | GX14              | GX <sup>14</sup> | OX14              | OX <sup>14</sup> |
| 136        | 1           | O12                 | O <sup>12</sup> | GX12              | GX <sup>12</sup> | OX12              | OX <sup>12</sup> |
| 137        | 1           | O10                 | O <sup>10</sup> | GX10              | GX <sup>10</sup> | OX10              | OX <sup>10</sup> |
| 138        | 1           | O8                  | O <sup>8</sup>  | GX8               | GX <sup>8</sup>  | OX8               | OX <sup>8</sup>  |
| 139        | 1           | O6                  | O <sup>6</sup>  | GX6               | GX <sup>6</sup>  | OX6               | OX <sup>6</sup>  |
| 140        | 1           | O4                  | O <sup>4</sup>  | GX4               | GX <sup>4</sup>  | OX4               | OX <sup>4</sup>  |
| 141        | 1           | O2                  | O <sup>2</sup>  | GX2               | GX <sup>2</sup>  | OX2               | OX <sup>2</sup>  |

**ispMACH 4256V/B/C, 4384V/B/C, 4512V/B/C Logic Signal Connections:  
256-Ball ftBGA/fpBGA (Cont.)**

| Ball Number | I/O Bank | ispMACH 4256V/B/C<br>128-I/O |                | ispMACH 4256V/B/C<br>160-I/O |                | ispMACH 4384V/B/C |                | ispMACH 4512V/B/C |                |
|-------------|----------|------------------------------|----------------|------------------------------|----------------|-------------------|----------------|-------------------|----------------|
|             |          | GLB/MC/Pad                   | ORP            | GLB/MC/Pad                   | ORP            | GLB/MC/Pad        | ORP            | GLB/MC/Pad        | ORP            |
| J6          | 0        | E14                          | E <sup>7</sup> | E10                          | E <sup>7</sup> | H14               | H <sup>7</sup> | J14               | J <sup>7</sup> |
| K3          | 0        | NC                           | -              | E12                          | E <sup>8</sup> | G0                | G <sup>0</sup> | I0                | I <sup>0</sup> |
| K4          | 0        | NC                           | -              | E14                          | E <sup>9</sup> | G2                | G <sup>1</sup> | I4                | I <sup>1</sup> |
| L1          | 0        | NC                           | -              | NC                           | -              | I14               | I <sup>7</sup> | K0                | K <sup>0</sup> |
| L2          | 0        | NC                           | -              | NC                           | -              | I12               | I <sup>6</sup> | K2                | K <sup>1</sup> |
| M1          | 0        | NC                           | -              | NC                           | -              | NC                | -              | K4                | K <sup>2</sup> |
| -           | 0        | GND (Bank 0)                 | -              | GND (Bank 0)                 | -              | GND (Bank 0)      | -              | GND (Bank 0)      | -              |
| -           | 0        | -                            | -              | VCCO (Bank 0)                | -              | VCCO (Bank 0)     | -              | VCCO (Bank 0)     | -              |
| M2          | 0        | NC                           | -              | NC                           | -              | NC                | -              | K6                | K <sup>3</sup> |
| N1          | 0        | NC                           | -              | NC                           | -              | I10               | I <sup>5</sup> | K8                | K <sup>4</sup> |
| M3          | 0        | NC                           | -              | NC                           | -              | I8                | I <sup>4</sup> | K10               | K <sup>5</sup> |
| M4          | 0        | NC                           | -              | F0                           | F <sup>0</sup> | G4                | G <sup>2</sup> | I8                | I <sup>2</sup> |
| N2          | 0        | NC                           | -              | F1                           | F <sup>1</sup> | G6                | G <sup>3</sup> | I12               | I <sup>3</sup> |
| K5          | 0        | F0                           | F <sup>0</sup> | F2                           | F <sup>2</sup> | J0                | J <sup>0</sup> | N0                | N <sup>0</sup> |
| P1          | 0        | F2                           | F <sup>1</sup> | F4                           | F <sup>3</sup> | J2                | J <sup>1</sup> | N2                | N <sup>1</sup> |
| K6          | 0        | F4                           | F <sup>2</sup> | F6                           | F <sup>4</sup> | J4                | J <sup>2</sup> | N4                | N <sup>2</sup> |
| N3          | 0        | F6                           | F <sup>3</sup> | F8                           | F <sup>5</sup> | J6                | J <sup>3</sup> | N6                | N <sup>3</sup> |
| L5          | 0        | F8                           | F <sup>4</sup> | F9                           | F <sup>6</sup> | J8                | J <sup>4</sup> | N8                | N <sup>4</sup> |
| P2          | 0        | F10                          | F <sup>5</sup> | F10                          | F <sup>7</sup> | J10               | J <sup>5</sup> | N10               | N <sup>5</sup> |
| L6          | 0        | F12                          | F <sup>6</sup> | F12                          | F <sup>8</sup> | J12               | J <sup>6</sup> | N12               | N <sup>6</sup> |
| R1          | 0        | F14                          | F <sup>7</sup> | F14                          | F <sup>9</sup> | J14               | J <sup>7</sup> | N14               | N <sup>7</sup> |
| -           | 0        | VCCO (Bank 0)                | -              | VCCO (Bank 0)                | -              | VCCO (Bank 0)     | -              | VCCO (Bank 0)     | -              |
| P3          | -        | TCK                          | -              | TCK                          | -              | TCK               | -              | TCK               | -              |
| -           | -        | VCC                          | -              | VCC                          | -              | VCC               | -              | VCC               | -              |
| -           | -        | GND                          | -              | GND                          | -              | GND               | -              | GND               | -              |
| -           | 0        | -                            | -              | GND (Bank 0)                 | -              | GND (Bank 0)      | -              | GND (Bank 0)      | -              |
| T2          | 0        | NC                           | -              | G14                          | G <sup>9</sup> | I6                | I <sup>3</sup> | K12               | K <sup>6</sup> |
| M5          | 0        | NC                           | -              | G12                          | G <sup>8</sup> | I4                | I <sup>2</sup> | K14               | K <sup>7</sup> |
| N4          | 0        | G14                          | G <sup>7</sup> | G10                          | G <sup>7</sup> | K14               | K <sup>7</sup> | O14               | O <sup>7</sup> |
| T3          | 0        | G12                          | G <sup>6</sup> | G9                           | G <sup>6</sup> | K12               | K <sup>6</sup> | O12               | O <sup>6</sup> |
| R3          | 0        | G10                          | G <sup>5</sup> | G8                           | G <sup>5</sup> | K10               | K <sup>5</sup> | O10               | O <sup>5</sup> |
| M6          | 0        | G8                           | G <sup>4</sup> | G6                           | G <sup>4</sup> | K8                | K <sup>4</sup> | O8                | O <sup>4</sup> |
| P4          | 0        | G6                           | G <sup>3</sup> | G4                           | G <sup>3</sup> | K6                | K <sup>3</sup> | O6                | O <sup>3</sup> |
| L7          | 0        | G4                           | G <sup>2</sup> | G2                           | G <sup>2</sup> | K4                | K <sup>2</sup> | O4                | O <sup>2</sup> |
| N5          | 0        | G2                           | G <sup>1</sup> | G1                           | G <sup>1</sup> | K2                | K <sup>1</sup> | O2                | O <sup>1</sup> |
| M7          | 0        | G0                           | G <sup>0</sup> | G0                           | G <sup>0</sup> | K0                | K <sup>0</sup> | O0                | O <sup>0</sup> |
| P5          | 0        | NC                           | -              | NC                           | -              | G8                | G <sup>4</sup> | M0                | M <sup>0</sup> |
| R4          | 0        | NC                           | -              | NC                           | -              | G10               | G <sup>5</sup> | M4                | M <sup>1</sup> |
| T4          | 0        | NC                           | -              | NC                           | -              | NC                | -              | L0                | L <sup>0</sup> |
| -           | 0        | GND (Bank 0)                 | -              | GND (Bank 0)                 | -              | GND (Bank 0)      | -              | GND (Bank 0)      | -              |
| -           | 0        | VCCO (Bank 0)                | -              | VCCO (Bank 0)                | -              | VCCO (Bank 0)     | -              | VCCO (Bank 0)     | -              |

**ispMACH 4256V/B/C, 4384V/B/C, 4512V/B/C Logic Signal Connections:  
256-Ball ftBGA/fpBGA (Cont.)**

| Ball Number | I/O Bank | ispMACH 4256V/B/C<br>128-I/O |                | ispMACH 4256V/B/C<br>160-I/O |                | ispMACH 4384V/B/C |                | ispMACH 4512V/B/C |                |
|-------------|----------|------------------------------|----------------|------------------------------|----------------|-------------------|----------------|-------------------|----------------|
|             |          | GLB/MC/Pad                   | ORP            | GLB/MC/Pad                   | ORP            | GLB/MC/Pad        | ORP            | GLB/MC/Pad        | ORP            |
| E7          | 0        | NC                           | -              | B1                           | B <sup>1</sup> | F8                | F <sup>4</sup> | D12               | D <sup>3</sup> |
| A3          | 0        | B0                           | B <sup>0</sup> | B2                           | B <sup>2</sup> | B0                | B <sup>0</sup> | B0                | B <sup>0</sup> |
| F7          | 0        | B2                           | B <sup>1</sup> | B4                           | B <sup>3</sup> | B2                | B <sup>1</sup> | B2                | B <sup>1</sup> |
| B4          | 0        | B4                           | B <sup>2</sup> | B6                           | B <sup>4</sup> | B4                | B <sup>2</sup> | B4                | B <sup>2</sup> |
| C5          | 0        | B6                           | B <sup>3</sup> | B8                           | B <sup>5</sup> | B6                | B <sup>3</sup> | B6                | B <sup>3</sup> |
| A2          | 0        | B8                           | B <sup>4</sup> | B9                           | B <sup>6</sup> | B8                | B <sup>4</sup> | B8                | B <sup>4</sup> |
| E6          | 0        | B10                          | B <sup>5</sup> | B10                          | B <sup>7</sup> | B10               | B <sup>5</sup> | B10               | B <sup>5</sup> |
| B3          | 0        | B12                          | B <sup>6</sup> | B12                          | B <sup>8</sup> | B12               | B <sup>6</sup> | B12               | B <sup>6</sup> |
| C4          | 0        | B14                          | B <sup>7</sup> | B14                          | B <sup>9</sup> | B14               | B <sup>7</sup> | B14               | B <sup>7</sup> |
| D4          | 0        | NC                           | -              | NC                           | -              | D10               | D <sup>5</sup> | F0                | F <sup>0</sup> |
| E5          | 0        | NC                           | -              | NC                           | -              | D8                | D <sup>4</sup> | F2                | F <sup>1</sup> |
| -           | -        | VCC                          | -              | VCC                          | -              | VCC               | -              | VCC               | -              |
| -           | -        | -                            | -              | -                            | -              | GND               | -              | GND               | -              |
| -           | 0        | -                            | -              | -                            | -              | GND (Bank 0)      | -              | GND (Bank 0)      | -              |

Note: VCC, VCCO and GND are tied together to their respective common signal on the package substrate. See Power Supply and NC Connections table for VCC/ VCCO/GND pin definitions.

**ispMACH 4000ZC (1.8V, Zero Power) Industrial Devices (Cont.)**

| Device   | Part Number      | Macrocells | Voltage | t <sub>PD</sub> | Package | Pin/Ball Count | I/O | Grade |
|----------|------------------|------------|---------|-----------------|---------|----------------|-----|-------|
| LC4064ZC | LC4064ZC-5M132I  | 64         | 1.8     | 5               | csBGA   | 132            | 64  | I     |
|          | LC4064ZC-75M132I | 64         | 1.8     | 7.5             | csBGA   | 132            | 64  | I     |
|          | LC4064ZC-5T100I  | 64         | 1.8     | 5               | TQFP    | 100            | 64  | I     |
|          | LC4064ZC-75T100I | 64         | 1.8     | 7.5             | TQFP    | 100            | 64  | I     |
|          | LC4064ZC-5M56I   | 64         | 1.8     | 5               | csBGA   | 56             | 34  | I     |
|          | LC4064ZC-75M56I  | 64         | 1.8     | 7.5             | csBGA   | 56             | 34  | I     |
|          | LC4064ZC-5T48I   | 64         | 1.8     | 5               | TQFP    | 48             | 32  | I     |
|          | LC4064ZC-75T48I  | 64         | 1.8     | 7.5             | TQFP    | 48             | 32  | I     |
| LC4128ZC | LC4128ZC-75M132I | 128        | 1.8     | 7.5             | csBGA   | 132            | 96  | I     |
|          | LC4128ZC-75T100I | 128        | 1.8     | 7.5             | TQFP    | 100            | 64  | I     |
| LC4256ZC | LC4256ZC-75T176I | 256        | 1.8     | 7.5             | TQFP    | 176            | 128 | I     |
|          | LC4256ZC-75M132I | 256        | 1.8     | 7.5             | csBGA   | 132            | 96  | I     |
|          | LC4256ZC-75T100I | 256        | 1.8     | 7.5             | TQFP    | 100            | 64  | I     |

**ispMACH 4000ZC (1.8V, Zero Power) Extended Temperature Devices**

| Family   | Part Number      | Macrocells | Voltage | t <sub>PD</sub> | Package | Pin/Ball Count | I/O | Grade |
|----------|------------------|------------|---------|-----------------|---------|----------------|-----|-------|
| LC4032ZC | LC4032ZC-75T48E  | 32         | 1.8     | 7.5             | TQFP    | 48             | 32  | E     |
| LC4064ZC | LC4064ZC-75T100E | 64         | 1.8     | 7.5             | TQFP    | 100            | 64  | E     |
|          | LC4064ZC-75T48E  | 64         | 1.8     | 7.5             | TQFP    | 48             | 32  | E     |
| LC4128ZC | LC4128ZC-75T100E | 128        | 1.8     | 7.5             | TQFP    | 100            | 64  | E     |
| LC4256ZC | LC4256ZC-75T176E | 256        | 1.8     | 7.5             | TQFP    | 176            | 128 | E     |
|          | LC4256ZC-75T100E | 256        | 1.8     | 7.5             | TQFP    | 100            | 64  | E     |

**ispMACH 4000C (1.8V) Commercial Devices**

| Device  | Part Number     | Macrocells | Voltage | t <sub>PD</sub> | Package | Pin/Ball Count | I/O | Grade |
|---------|-----------------|------------|---------|-----------------|---------|----------------|-----|-------|
| LC4032C | LC4032C-25T48C  | 32         | 1.8     | 2.5             | TQFP    | 48             | 32  | C     |
|         | LC4032C-5T48C   | 32         | 1.8     | 5               | TQFP    | 48             | 32  | C     |
|         | LC4032C-75T48C  | 32         | 1.8     | 7.5             | TQFP    | 48             | 32  | C     |
|         | LC4032C-25T44C  | 32         | 1.8     | 2.5             | TQFP    | 44             | 30  | C     |
|         | LC4032C-5T44C   | 32         | 1.8     | 5               | TQFP    | 44             | 30  | C     |
|         | LC4032C-75T44C  | 32         | 1.8     | 7.5             | TQFP    | 44             | 30  | C     |
| LC4064C | LC4064C-25T100C | 64         | 1.8     | 2.5             | TQFP    | 100            | 64  | C     |
|         | LC4064C-5T100C  | 64         | 1.8     | 5               | TQFP    | 100            | 64  | C     |
|         | LC4064C-75T100C | 64         | 1.8     | 7.5             | TQFP    | 100            | 64  | C     |
|         | LC4064C-25T48C  | 64         | 1.8     | 2.5             | TQFP    | 48             | 32  | C     |
|         | LC4064C-5T48C   | 64         | 1.8     | 5               | TQFP    | 48             | 32  | C     |
|         | LC4064C-75T48C  | 64         | 1.8     | 7.5             | TQFP    | 48             | 32  | C     |
|         | LC4064C-25T44C  | 64         | 1.8     | 2.5             | TQFP    | 44             | 30  | C     |
|         | LC4064C-5T44C   | 64         | 1.8     | 5               | TQFP    | 44             | 30  | C     |
|         | LC4064C-75T44C  | 64         | 1.8     | 7.5             | TQFP    | 44             | 30  | C     |

## ispMACH 4000C (1.8V) Lead-Free Industrial Devices (Cont.)

| Device  | Part Number                    | Macrocells | Voltage | t <sub>PD</sub> | Package         | Pin/Ball Count | I/O | Grade |
|---------|--------------------------------|------------|---------|-----------------|-----------------|----------------|-----|-------|
| LC4256C | LC4256C-5FTN256AI              | 256        | 1.8     | 5               | Lead-free ftBGA | 256            | 128 | I     |
|         | LC4256C-75FTN256AI             | 256        | 1.8     | 7.5             | Lead-free ftBGA | 256            | 128 | I     |
|         | LC4256C-10FTN256AI             | 256        | 1.8     | 10              | Lead-free ftBGA | 256            | 128 | I     |
|         | LC4256C-5FTN256BI              | 256        | 1.8     | 5               | Lead-free ftBGA | 256            | 160 | I     |
|         | LC4256C-75FTN256BI             | 256        | 1.8     | 7.5             | Lead-free ftBGA | 256            | 160 | I     |
|         | LC4256C-10FTN256BI             | 256        | 1.8     | 10              | Lead-free ftBGA | 256            | 160 | I     |
|         | LC4256C-5FN256AI <sup>1</sup>  | 256        | 1.8     | 5               | Lead-free fpBGA | 256            | 128 | I     |
|         | LC4256C-75FN256AI <sup>1</sup> | 256        | 1.8     | 7.5             | Lead-free fpBGA | 256            | 128 | I     |
|         | LC4256C-10FN256AI <sup>1</sup> | 256        | 1.8     | 10              | Lead-free fpBGA | 256            | 128 | I     |
|         | LC4256C-5FN256BI <sup>1</sup>  | 256        | 1.8     | 5               | Lead-free fpBGA | 256            | 160 | I     |
|         | LC4256C-75FN256BI <sup>1</sup> | 256        | 1.8     | 7.5             | Lead-free fpBGA | 256            | 160 | I     |
|         | LC4256C-10FN256BI <sup>1</sup> | 256        | 1.8     | 10              | Lead-free fpBGA | 256            | 160 | I     |
|         | LC4256C-5TN176I                | 256        | 1.8     | 5               | Lead-free TQFP  | 176            | 128 | I     |
|         | LC4256C-75TN176I               | 256        | 1.8     | 7.5             | Lead-free TQFP  | 176            | 128 | I     |
|         | LC4256C-10TN176I               | 256        | 1.8     | 10              | Lead-free TQFP  | 176            | 128 | I     |
|         | LC4256C-5TN100I                | 256        | 1.8     | 5               | Lead-free TQFP  | 100            | 64  | I     |
|         | LC4256C-75TN100I               | 256        | 1.8     | 7.5             | Lead-free TQFP  | 100            | 64  | I     |
|         | LC4256C-10TN100I               | 256        | 1.8     | 10              | Lead-free TQFP  | 100            | 64  | I     |
| LC4384C | LC4384C-5FTN256I               | 384        | 1.8     | 5               | Lead-free ftBGA | 256            | 192 | I     |
|         | LC4384C-75FTN256I              | 384        | 1.8     | 7.5             | Lead-free ftBGA | 256            | 192 | I     |
|         | LC4384C-10FTN256I              | 384        | 1.8     | 10              | Lead-free ftBGA | 256            | 192 | I     |
|         | LC4384C-5FN256I <sup>1</sup>   | 384        | 1.8     | 5               | Lead-free fpBGA | 256            | 192 | I     |
|         | LC4384C-75FN256I <sup>1</sup>  | 384        | 1.8     | 7.5             | Lead-free fpBGA | 256            | 192 | I     |
|         | LC4384C-10FN256I <sup>1</sup>  | 384        | 1.8     | 10              | Lead-free fpBGA | 256            | 192 | I     |
|         | LC4384C-5TN176I                | 384        | 1.8     | 5               | Lead-free TQFP  | 176            | 128 | I     |
|         | LC4384C-75TN176I               | 384        | 1.8     | 7.5             | Lead-free TQFP  | 176            | 128 | I     |
|         | LC4384C-10TN176I               | 384        | 1.8     | 10              | Lead-free TQFP  | 176            | 128 | I     |
| LC4512C | LC4512C-5FTN256I               | 512        | 1.8     | 5               | Lead-free ftBGA | 256            | 208 | I     |
|         | LC4512C-75FTN256I              | 512        | 1.8     | 7.5             | Lead-free ftBGA | 256            | 208 | I     |
|         | LC4512C-10FTN256I              | 512        | 1.8     | 10              | Lead-free ftBGA | 256            | 208 | I     |
|         | LC4512C-5FN256I <sup>1</sup>   | 512        | 1.8     | 5               | Lead-free fpBGA | 256            | 208 | I     |
|         | LC4512C-75FN256I <sup>1</sup>  | 512        | 1.8     | 7.5             | Lead-free fpBGA | 256            | 208 | I     |
|         | LC4512C-10FN256I <sup>1</sup>  | 512        | 1.8     | 10              | Lead-free fpBGA | 256            | 208 | I     |
|         | LC4512C-5TN176I                | 512        | 1.8     | 5               | Lead-free TQFP  | 176            | 128 | I     |
|         | LC4512C-75TN176I               | 512        | 1.8     | 7.5             | Lead-free TQFP  | 176            | 128 | I     |
|         | LC4512C-10TN176I               | 512        | 1.8     | 10              | Lead-free TQFP  | 176            | 128 | I     |

1. Use ftBGA package. fpBGA package devices have been discontinued via PCN#14A-07.

## ispMACH 4000B (2.5V) Lead-Free Industrial Devices (Cont.)

| Device  | Part Number                    | Macrocells | Voltage | t <sub>PD</sub> | Package         | Pin/Ball Count | I/O | Grade |
|---------|--------------------------------|------------|---------|-----------------|-----------------|----------------|-----|-------|
| LC4128B | LC4128B-5TN128I                | 128        | 2.5     | 5               | Lead-Free TQFP  | 128            | 92  | I     |
|         | LC4128B-75TN128I               | 128        | 2.5     | 7.5             | Lead-Free TQFP  | 128            | 92  | I     |
|         | LC4128B-10TN128I               | 128        | 2.5     | 10              | Lead-Free TQFP  | 128            | 92  | I     |
|         | LC4128B-5TN100I                | 128        | 2.5     | 5               | Lead-Free TQFP  | 100            | 64  | I     |
|         | LC4128B-75TN100I               | 128        | 2.5     | 7.5             | Lead-Free TQFP  | 100            | 64  | I     |
|         | LC4128B-10TN100I               | 128        | 2.5     | 10              | Lead-Free TQFP  | 100            | 64  | I     |
| LC4256B | LC4256B-5FTN256AI              | 256        | 2.5     | 5               | Lead-Free ftBGA | 256            | 128 | I     |
|         | LC4256B-75FTN256AI             | 256        | 2.5     | 7.5             | Lead-Free ftBGA | 256            | 128 | I     |
|         | LC4256B-10FTN256AI             | 256        | 2.5     | 10              | Lead-Free ftBGA | 256            | 128 | I     |
|         | LC4256B-5FTN256BI              | 256        | 2.5     | 5               | Lead-Free ftBGA | 256            | 160 | I     |
|         | LC4256B-75FTN256BI             | 256        | 2.5     | 7.5             | Lead-Free ftBGA | 256            | 160 | I     |
|         | LC4256B-10FTN256BI             | 256        | 2.5     | 10              | Lead-Free ftBGA | 256            | 160 | I     |
|         | LC4256B-5FN256AI <sup>1</sup>  | 256        | 2.5     | 5               | Lead-Free fpBGA | 256            | 128 | I     |
|         | LC4256B-75FN256AI <sup>1</sup> | 256        | 2.5     | 7.5             | Lead-Free fpBGA | 256            | 128 | I     |
|         | LC4256B-10FN256AI <sup>1</sup> | 256        | 2.5     | 10              | Lead-Free fpBGA | 256            | 128 | I     |
|         | LC4256B-5FN256BI <sup>1</sup>  | 256        | 2.5     | 5               | Lead-Free fpBGA | 256            | 160 | I     |
|         | LC4256B-75FN256BI <sup>1</sup> | 256        | 2.5     | 7.5             | Lead-Free fpBGA | 256            | 160 | I     |
|         | LC4256B-10FN256BI <sup>1</sup> | 256        | 2.5     | 10              | Lead-Free fpBGA | 256            | 160 | I     |
|         | LC4256B-5TN176I                | 256        | 2.5     | 5               | Lead-Free TQFP  | 176            | 128 | I     |
|         | LC4256B-75TN176I               | 256        | 2.5     | 7.5             | Lead-Free TQFP  | 176            | 128 | I     |
|         | LC4256B-10TN176I               | 256        | 2.5     | 10              | Lead-Free TQFP  | 176            | 128 | I     |
|         | LC4256B-5TN100I                | 256        | 2.5     | 5               | Lead-Free TQFP  | 100            | 64  | I     |
|         | LC4256B-75TN100I               | 256        | 2.5     | 7.5             | Lead-Free TQFP  | 100            | 64  | I     |
|         | LC4256B-10TN100I               | 256        | 2.5     | 10              | Lead-Free TQFP  | 100            | 64  | I     |
| LC4384B | LC4384B-5FTN256I               | 384        | 2.5     | 5               | Lead-Free ftBGA | 256            | 192 | I     |
|         | LC4384B-75FTN256I              | 384        | 2.5     | 7.5             | Lead-Free ftBGA | 256            | 192 | I     |
|         | LC4384B-10FTN256I              | 384        | 2.5     | 10              | Lead-Free ftBGA | 256            | 192 | I     |
|         | LC4384B-5FN256I <sup>1</sup>   | 384        | 2.5     | 5               | Lead-Free fpBGA | 256            | 192 | I     |
|         | LC4384B-75FN256I <sup>1</sup>  | 384        | 2.5     | 7.5             | Lead-Free fpBGA | 256            | 192 | I     |
|         | LC4384B-10FN256I <sup>1</sup>  | 384        | 2.5     | 10              | Lead-Free fpBGA | 256            | 192 | I     |
|         | LC4384B-5TN176I                | 384        | 2.5     | 5               | Lead-Free TQFP  | 176            | 128 | I     |
|         | LC4384B-75TN176I               | 384        | 2.5     | 7.5             | Lead-Free TQFP  | 176            | 128 | I     |
|         | LC4384B-10TN176I               | 384        | 2.5     | 10              | Lead-Free TQFP  | 176            | 128 | I     |
| LC4512B | LC4512B-5FTN256I               | 512        | 2.5     | 5               | Lead-Free ftBGA | 256            | 208 | I     |
|         | LC4512B-75FTN256I              | 512        | 2.5     | 7.5             | Lead-Free ftBGA | 256            | 208 | I     |
|         | LC4512B-10FTN256I              | 512        | 2.5     | 10              | Lead-Free ftBGA | 256            | 208 | I     |
|         | LC4512B-5FN256I <sup>1</sup>   | 512        | 2.5     | 5               | Lead-Free fpBGA | 256            | 208 | I     |
|         | LC4512B-75FN256I <sup>1</sup>  | 512        | 2.5     | 7.5             | Lead-Free fpBGA | 256            | 208 | I     |
|         | LC4512B-10FN256I <sup>1</sup>  | 512        | 2.5     | 10              | Lead-Free fpBGA | 256            | 208 | I     |
|         | LC4512B-5TN176I                | 512        | 2.5     | 5               | Lead-Free TQFP  | 176            | 128 | I     |
|         | LC4512B-75TN176I               | 512        | 2.5     | 7.5             | Lead-Free TQFP  | 176            | 128 | I     |
|         | LC4512B-10TN176I               | 512        | 2.5     | 10              | Lead-Free TQFP  | 176            | 128 | I     |

1. Use ftBGA package. fpBGA package devices have been discontinued via PCN#14A-07.