

Welcome to E-XFL.COM

Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

E·XFI

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	5 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	16
Number of Macrocells	256
Number of Gates	-
Number of I/O	64
Operating Temperature	-40°C ~ 105°C (TJ)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4256v-5t100i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	ispMACH 4032ZC	ispMACH 4064ZC	ispMACH 4128ZC	ispMACH 4256ZC
Macrocells	32	64	128	256
I/O + Dedicated Inputs	32+4/32+4	32+4/32+12/ 64+10/64+10	64+10/96+4	64+10/96+6/ 128+4
t _{PD} (ns)	3.5	3.7	4.2	4.5
t _S (ns)	2.2	2.5	2.7	2.9
t _{CO} (ns)	3.0	3.2	3.5	3.8
f _{MAX} (MHz)	267	250	220	200
Supply Voltage (V)	1.8	1.8	1.8	1.8
Max. Standby Icc (µA)	20	25	35	55
Pins/Package	48 TQFP 56 csBGA	48 TQFP 56 csBGA 100 TQFP 132 csBGA	100 TQFP 132csBGA	100 TQFP 132 csBGA 176 TQFP

Table 2. ispMACH 4000Z Family Selection Guide

ispMACH 4000 Introduction

The high performance ispMACH 4000 family from Lattice offers a SuperFAST CPLD solution. The family is a blend of Lattice's two most popular architectures: the ispLSI[®] 2000 and ispMACH 4A. Retaining the best of both families, the ispMACH 4000 architecture focuses on significant innovations to combine the highest performance with low power in a flexible CPLD family.


The ispMACH 4000 combines high speed and low power with the flexibility needed for ease of design. With its robust Global Routing Pool and Output Routing Pool, this family delivers excellent First-Time-Fit, timing predictability, routing, pin-out retention and density migration.


The ispMACH 4000 family offers densities ranging from 32 to 512 macrocells. There are multiple density-I/O combinations in Thin Quad Flat Pack (TQFP), Chip Scale BGA (csBGA) and Fine Pitch Thin BGA (ftBGA) packages ranging from 44 to 256 pins/balls. Table 1 shows the macrocell, package and I/O options, along with other key parameters.

The ispMACH 4000 family has enhanced system integration capabilities. It supports 3.3V (4000V), 2.5V (4000B) and 1.8V (4000C/Z) supply voltages and 3.3V, 2.5V and 1.8V interface voltages. Additionally, inputs can be safely driven up to 5.5V when an I/O bank is configured for 3.3V operation, making this family 5V tolerant. The ispMACH 4000 also offers enhanced I/O features such as slew rate control, PCI compatibility, bus-keeper latches, pull-up resistors, pull-down resistors, open drain outputs and hot socketing. The ispMACH 4000 family members are 3.3V/ 2.5V/1.8V in-system programmable through the IEEE Standard 1532 interface. IEEE Standard 1149.1 boundary scan testing capability also allows product testing on automated test equipment. The 1532 interface signals TCK, TMS, TDI and TDO are referenced to V_{CC} (logic core).

Overview

The ispMACH 4000 devices consist of multiple 36-input, 16-macrocell Generic Logic Blocks (GLBs) interconnected by a Global Routing Pool (GRP). Output Routing Pools (ORPs) connect the GLBs to the I/O Blocks (IOBs), which contain multiple I/O cells. This architecture is shown in Figure 1.





The I/Os in the ispMACH 4000 are split into two banks. Each bank has a separate I/O power supply. Inputs can support a variety of standards independent of the chip or bank power supply. Outputs support the standards compatible with the power supply provided to the bank. Support for a variety of standards helps designers implement designs in mixed voltage environments. In addition, 5V tolerant inputs are specified within an I/O bank that is connected to V_{CCO} of 3.0V to 3.6V for LVCMOS 3.3, LVTTL and PCI interfaces.

ispMACH 4000 Architecture

There are a total of two GLBs in the ispMACH 4032, increasing to 32 GLBs in the ispMACH 4512. Each GLB has 36 inputs. All GLB inputs come from the GRP and all outputs from the GLB are brought back into the GRP to be connected to the inputs of any other GLB on the device. Even if feedback signals return to the same GLB, they still must go through the GRP. This mechanism ensures that GLBs communicate with each other with consistent and predictable delays. The outputs from the GLB are also sent to the ORP. The ORP then sends them to the associated I/O cells in the I/O block.

Generic Logic Block

The ispMACH 4000 GLB consists of a programmable AND array, logic allocator, 16 macrocells and a GLB clock generator. Macrocells are decoupled from the product terms through the logic allocator and the I/O pins are decoupled from macrocells through the ORP. Figure 2 illustrates the GLB.

IEEE 1532-Compliant In-System Programming

Programming devices in-system provides a number of significant benefits including: rapid prototyping, lower inventory levels, higher quality and the ability to make in-field modifications. All ispMACH 4000 devices provide In-System Programming (ISP[™]) capability through the Boundary Scan Test Access Port. This capability has been implemented in a manner that ensures that the port remains complaint to the IEEE 1149.1 standard. By using IEEE 1149.1 as the communication interface through which ISP is achieved, users get the benefit of a standard, welldefined interface. All ispMACH 4000 devices are also compliant with the IEEE 1532 standard.

The ispMACH 4000 devices can be programmed across the commercial temperature and voltage range. The PCbased Lattice software facilitates in-system programming of ispMACH 4000 devices. The software takes the JEDEC file output produced by the design implementation software, along with information about the scan chain, and creates a set of vectors used to drive the scan chain. The software can use these vectors to drive a scan chain via the parallel port of a PC. Alternatively, the software can output files in formats understood by common automated test equipment. This equipment can then be used to program ispMACH 4000 devices during the testing of a circuit board.

User Electronic Signature

The User Electronic Signature (UES) allows the designer to include identification bits or serial numbers inside the device, stored in E²CMOS memory. The ispMACH 4000 device contains 32 UES bits that can be configured by the user to store unique data such as ID codes, revision numbers or inventory control codes.

Security Bit

A programmable security bit is provided on the ispMACH 4000 devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by a device programmer, securing proprietary designs from competitors. Programming and verification are also defeated by the security bit. The bit can only be reset by erasing the entire device.

Hot Socketing

The ispMACH 4000 devices are well-suited for applications that require hot socketing capability. Hot socketing a device requires that the device, during power-up and down, can tolerate active signals on the I/Os and inputs without being damaged. Additionally, it requires that the effects of I/O pin loading be minimal on active signals. The isp-MACH 4000 devices provide this capability for input voltages in the range 0V to 3.0V.

Density Migration

The ispMACH 4000 family has been designed to ensure that different density devices in the same package have the same pin-out. Furthermore, the architecture ensures a high success rate when performing design migration from lower density parts to higher density parts. In many cases, it is possible to shift a lower utilization design targeted for a high density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case.

Supply Current, ispMACH 4000V/B/C (Cont.)

Over Recommended Operating Conditions

Parameter	Condition	Min.	Тур.	Max.	Units
	Vcc = 3.3V	—	13	—	mA
Standby Power Supply Current	Vcc = 2.5V	—	13	—	mA
	Vcc = 1.8V	_	3	-	mA
	Standby Power Supply Current	Standby Power Supply Current Vcc = 3.3V Vcc = 2.5V Vcc = 1.8V	Standby Power Supply Current $Vcc = 3.3V$ — $Vcc = 2.5V$ — $Vcc = 1.8V$ —	Standby Power Supply CurrentVcc = $3.3V$ —13Vcc = $2.5V$ —13Vcc = $1.8V$ —3	Standby Power Supply Current $Vcc = 3.3V$ —13— $Vcc = 2.5V$ —13— $Vcc = 1.8V$ —3—

1. $T_A = 25^{\circ}C$, frequency = 1.0 MHz.

2. Device configured with 16-bit counters.

3. $\rm I_{CC}$ varies with specific device configuration and operating frequency.

4. $T_A = 25^{\circ}C$


Supply Current, ispMACH 4000Z

Over Recommended Operating Conditions

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
ispMACH 4	1032ZC			1	<u> </u>	<u> </u>
		$Vcc = 1.8V, T_A = 25^{\circ}C$	—	50	—	μA
ICC ^{1, 2, 3, 5}	On evention of Develop Community Commonst	$Vcc = 1.9V, T_A = 70^{\circ}C$	—	58	—	μA
	Operating Power Supply Current	$Vcc = 1.9V, T_A = 85^{\circ}C$	—	60	—	μA
		$Vcc = 1.9V, T_A = 125^{\circ}C$	—	70	—	μA
		$Vcc = 1.8V, T_A = 25^{\circ}C$	—	10	[_	μA
ICC ^{4, 5}	Standby Power Supply Current	$Vcc = 1.9V, T_A = 70^{\circ}C$	—	13	20	μA
	Standby Fower Supply Current	$Vcc = 1.9V, T_A = 85^{\circ}C$	—	15	25	μA
		$Vcc = 1.9V, T_A = 125^{\circ}C$	—	22	—	μA
ispMACH 4	1064ZC	· · ·	•			
		$Vcc = 1.8V, T_A = 25^{\circ}C$	—	80	—	μA
ICC ^{1, 2, 3, 5}	Operating Power Supply Current	$Vcc = 1.9V, T_A = 70^{\circ}C$	—	89	—	μA
	Operating Power Supply Current	$Vcc = 1.9V, T_A = 85^{\circ}C$	—	92	—	μA
		$Vcc = 1.9V, T_A = 125^{\circ}C$	—	109	1 —	μA
		$Vcc = 1.8V, T_A = 25^{\circ}C$	—	11	—	μA
ICC ^{4, 5}	Standby Power Supply Current	$Vcc = 1.9V, T_A = 70^{\circ}C$	—	15	25	μA
	Standby Fower Supply Current	$Vcc = 1.9V, T_A = 85^{\circ}C$	—	18	35	μA
		$Vcc = 1.9V, T_A = 125^{\circ}C$	—	37	—	μA
ispMACH 4	128ZC				•	•
		$Vcc = 1.8V, T_A = 25^{\circ}C$	—	168	—	μΑ
ICC ^{1, 2, 3, 5}	Operating Power Supply Current	$Vcc = 1.9V, T_A = 70^{\circ}C$	—	190	—	μA
	Operating Power Supply Current	$Vcc = 1.9V, T_A = 85^{\circ}C$	—	195	—	μA
		$Vcc = 1.9V, T_A = 125^{\circ}C$	—	212	—	μA
		$Vcc = 1.8V, T_A = 25^{\circ}C$	—	12	—	μA
ICC ^{4, 5}	Standby Power Supply Current	$Vcc = 1.9V, T_A = 70^{\circ}C$	—	16	35	μA
	Standby Power Supply Current	$Vcc = 1.9V, T_A = 85^{\circ}C$	—	19	50	μA
		$Vcc = 1.9V, T_A = 125^{\circ}C$	—	42	—	μA

Timing Model

The task of determining the timing through the ispMACH 4000 family, like any CPLD, is relatively simple. The timing model provided in Figure 11 shows the specific delay paths. Once the implementation of a given function is determined either conceptually or from the software report file, the delay path of the function can easily be determined from the timing model. The Lattice design tools report the timing delays based on the same timing model for a particular design. Note that the internal timing parameters are given for reference only, and are not tested. The external timing parameters are tested and guaranteed for every device. For more information on the timing model and usage, refer to TN1004, ispMACH 4000 Timing Model Design and Usage Guidelines.





Note: Italicized items are optional delay adders.

ispMACH 4000V/B/C Internal Timing Parameters (Cont.)

Parameter	Description	-2	.5	-2	.7	-	3	-3.5		Units	
t _{PDLi}	Propagation Delay through Transparent Latch to Output/ Feedback MUX	_	0.25	_	0.25	_	0.25	_	0.25	ns	
t _{SRi}	Asynchronous Reset or Set to Output/Feedback MUX Delay	0.28	_	0.28	_	0.28	_	0.28	_	ns	
t _{SRR}	Asynchronous Reset or Set Recovery Time	1.67	_	1.67	_	1.67	_	1.67	_	ns	
Control Dela	ys	•									
t _{BCLK}	GLB PT Clock Delay	—	1.12		1.12		1.12		1.12	ns	
t _{PTCLK}	Macrocell PT Clock Delay	—	0.87		0.87		0.87		0.87	ns	
t _{BSR}	Block PT Set/Reset Delay	—	1.83		1.83		1.83		1.83	ns	
t _{PTSR}	Macrocell PT Set/Reset Delay	—	1.11		1.41		1.51		1.61	ns	
t _{GPTOE}	Global PT OE Delay	—	2.83	—	4.13	—	5.33	—	5.33	ns	
t _{PTOE}	Macrocell PT OE Delay	—	1.83	—	2.13	—	2.33	—	2.83	ns	

Over Recommended Operating Conditions

Timing v.3.2

Note: Internal Timing Parameters are not tested and are for reference only. Refer to the Timing Model in this data sheet for further details.

ispMACH 4000Z Timing Adders (Cont.)¹

Adder	Base		-4	45	-5		-75		
Туре	Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
Optional Delay A	Adders								
t _{INDIO}	t _{INREG}	Input register delay	—	1.30	—	1.30		1.30	ns
t _{EXP}	t _{MCELL}	Product term expander delay		0.45	_	0.45	_	0.50	ns
t _{ORP}		Output routing pool delay	_	0.40	_	0.40	—	0.40	ns
t _{BLA}	t _{ROUTE}	Additional block load- ing adder		0.05	_	0.05	_	0.05	ns
t _{IOI} Input Adjust	ers			•		•			
LVTTL_in	t _{IN} , t _{GCLK_IN} , t _{GOE}	Using LVTTL standard	—	0.60	—	0.60		0.60	ns
LVCMOS33_in	t _{IN} , t _{GCLK_IN} , t _{GOE}	Using LVCMOS 3.3 standard	_	0.60	_	0.60	_	0.60	ns
LVCMOS25_in	t _{IN,} t _{GCLK_IN} , t _{GOE}	Using LVCMOS 2.5 standard	_	0.60	—	0.60	—	0.60	ns
LVCMOS18_in	t _{IN,} t _{GCLK_IN} , t _{GOE}	Using LVCMOS 1.8 standard	_	0.00	—	0.00	—	0.00	ns
PCI_in	t _{IN,} t _{GCLK_IN} , t _{GOE}	Using PCI compatible input	_	0.60	_	0.60	_	0.60	ns
t _{IOO} Output Adju	isters								
LVTTL_out	t _{BUF,} t _{EN,} t _{DIS}	Output configured as TTL buffer	_	0.20	_	0.20	_	0.20	ns
LVCMOS33_out	t _{BUF,} t _{EN,} t _{DIS}	Output configured as 3.3V buffer	_	0.20	_	0.20	_	0.20	ns
LVCMOS25_out	t _{BUF,} t _{EN,} t _{DIS}	Output configured as 2.5V buffer	_	0.10	_	0.10	_	0.10	ns
LVCMOS18_out	t _{BUF,} t _{EN,} t _{DIS}	Output configured as 1.8V buffer	_	0.00	_	0.00	—	0.00	ns
PCI_out	t _{BUF,} t _{EN,} t _{DIS}	Output configured as PCI compatible buffer	_	0.20	_	0.20	_	0.20	ns
Slow Slew	t _{BUF,} t _{EN}	Output configured for slow slew rate	_	1.00	_	1.00	_	1.00	ns

Timing v.2.2

Note: Open drain timing is the same as corresponding LVCMOS timing. 1. Refer to TN1004, <u>ispMACH 4000 Timing Model Design and Usage Guidelines</u> for information regarding use of these adders.

Switching Test Conditions

Figure 12 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 11.

Figure 12. Output Test Load, LVTTL and LVCMOS Standards




Table 11. Test Fixture Required Components

Test Condition	R ₁	R ₂	$C_{L^{1}}$	Timing Ref.	V _{cco}
				LVCMOS 3.3 = 1.5V	LVCMOS 3.3 = 3.0V
LVCMOS I/O, (L -> H, H -> L)	106Ω	106Ω	35pF	LVCMOS 2.5 = $V_{CCO}/2$	LVCMOS 2.5 = 2.3V
				LVCMOS 1.8 = $V_{CCO}/2$	LVCMOS 1.8 = 1.65V
LVCMOS I/O (Z -> H)	∞	106Ω	35pF	1.5V	3.0V
LVCMOS I/O (Z -> L)	106Ω	x	35pF	1.5V	3.0V
LVCMOS I/O (H -> Z)	x	106Ω	5pF	V _{OH} - 0.3	3.0V
LVCMOS I/O (L -> Z)	106Ω	x	5pF	V _{OL} + 0.3	3.0V

1. C_L includes test fixtures and probe capacitance.

ispMACH 4000V/B/C/Z Power Supply and NC Connections¹

Signal	44-pin TQFP ²	48-pin TQFP ²	56-ball csBGA ³	100-pin TQFP ²	128-pin TQFP ²
VCC	11, 33	12, 36	K2, A9	25, 40, 75, 90	32, 51, 96, 115
VCCO0 VCCO (Bank 0)	6	6	F3	13, 33, 95	3, 17, 30, 41, 122
VCCO1 VCCO (Bank 1)	28	30	E8	45, 63, 83	58, 67, 81, 94, 105
GND	12, 34	13, 37	H3, C8	1, 26, 51, 76	1, 33, 65, 97
GND (Bank 0)	5	5	D3	7, 18, 32, 96	10, 24, 40, 113, 123
GND (Bank 1)	27	29	G8	46, 57, 68, 82	49, 59, 74, 88, 104
NC	_	_	4032Z : A8, B10, E1, E3, F8, F10, J1, K3	_	_

1. All grounds must be electrically connected at the board level. However, for the purposes of I/O current loading, grounds are associated with the bank shown.

2. Pin orientation follows the conventional order from pin 1 marking of the top side view and counter-clockwise.

3. Pin orientation A1 starts from the upper left corner of the top side view with alphabetical order ascending vertically and numerical order ascending horizontally.

ispMACH 4000V/B/C/Z Power Supply and NC Connections¹ (Cont.)

Signal	132-ball csBGA ⁷	144-pin TQFP⁴	176-pin TQFP⁴	256-ball ftBGA/fpBGA ^{2, 3, 7, 9}
VCC	P1, A14, B7, N8	36, 57, 108, 129	42, 69, 88, 130, 157, 176	B2, B15, G8, G9, K8, K9, R2, R15
VCCO0 VCCO (Bank 0)	G3, P5, C1 ⁸ , M2 ⁸ , C5	3, 19, 34, 47, 136	4, 22, 40, 56, 166	D6, F4, H7, J7, L4, N6
VCCO1 VCCO (Bank 1)	M10, M14 ⁸ , H12, A10, C13 ⁸	64, 75, 91, 106, 119	78, 92, 110, 128, 144	D11, F13, H10, J10, L13, N11
GND	B1, P2, N14, A13	1, 37, 73, 109	2, 46⁵, 65, 90, 134, 153	A1, A16, C6, C11, F3, F14, G7, G10, H8, H9, J8, J9, K7, K10, L3, L14, P6, P11, T1,
GND (Bank 0)	E2, K2, N4, B4	10, 18 ⁶ , 27, 46, 127, 137	13, 31, 55, 155, 167	T16
GND (Bank 1)	N11, K13, E13, B11	55, 65, 82, 90 ⁶ , 99, 118	67, 79, 101, 119, 143	
NC	4064Z: C1, C3, E1, E3, H2, J3, K1, M2, M4, N5, P7, P8, M8, P10, P11, P14, M12, K14, K12, G13, G14, E14, C13, B13, B10, C10, A7, B5, A5, A4, A1 4128Z: P8, A7	4128V : 17, 20, 38, 45, 72, 89, 92, 110, 117, 144 4256V : 18, 90	1, 43, 44, 45, 89, 131, 132, 133	 4256V/B/C, 128 I/O: A4, A5, A6, A11, A12, A13, A15, B5, B6, B11, B12, B14, C7, D1, D4, D5, D10, D12, D16, E1, E2, E4, E5, E7, E10, E13, E14, E15, E16, F1, F2, F15, F16, G1, G4, G5, G6, G12, G13, G14, J11, K3, K4, K15, L1, L2, L12, L15, L16, M1, M2, M3, M4, M5, M12, M13, M15, M16, N1, N2, N7, N10, N12, N14, P5, P12, R4, R5, R6, R11, R12, R16, T2, T4, T5, T6, T11, T12, T13, T15 4256V/B/C, 160 I/O: A5, A12, A15, B5, B6, B11, B12, B14, D4, D5, D12, E1, E4, E5, E13, E15, E16, F1, F2, F15, G1, G5, G12, G14, L1, L2, L12, L15, L16, M1, M2, M3, M12, M16, N1, N12, N14, P5, R4, R5, R6, R11, R12, R16, T4, T5, T12, T15 4384V/B/C: B5, B12, D5, D12, E1, E15, E16, F2, L12, M1, M2, M16, N12, R5, R12, T4 4512V/B/C: None
				4512V/B/C: None

1. All grounds must be electrically connected at the board level. However, for the purposes of I/O current loading, grounds are associated with the bank shown.

2. Internal GNDs and I/O GNDs (Bank 0/1) are connected inside package.

3. V_{CCO} balls connect to two power planes within the package, one for V_{CCO0} and one for V_{CCO1}.

4. Pin orientation follows the conventional order from pin 1 marking of the top side view and counter-clockwise.

5. ispMACH 4384V/B/C pin 46 is tied to GND (Bank 0).

6. ispMACH 4128V only.

7. Pin orientation A1 starts from the upper left corner of the top side view with alphabetical order ascending vertically and numerical order ascending horizontally.

8. ispMACH 4128Z and 4256Z only. NC for ispMACH 4064Z.

9. Use 256 ftBGA package for all new designs. Refer to PCN#14A-07 for 256 fpBGA package discontinuance.

ispMACH 4032Z and 4064Z Logic Signal Connections: 56-Ball csBGA (Cont.)

		ispMACH	4032Z	ispMACH 4	4064Z
Ball Number	Bank Number	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP
K5	0	A15	A^15	B0	B^0
H6	0	CLK1/I	-	CLK1/I	-
K6	1	CLK2/I	-	CLK2/I	-
H7	1	B0	B^0	C0	C^0
K7	1	B1	B^1	C1	C^1
K8	1	B2	B^2	C2	C^2
K9	1	B3	B^3	C4	C^3
K10	1	B4	B^4	C6	C^4
J10	-	TMS	-	TMS	-
H8	1	B5	B^5	C8	C^5
H10	1	B6	B^6	C10	C^6
G10	1	B7	B^7	C11	C^7
G8	1	GND (Bank 1)	-	GND (Bank 1)	-
F8	1	NC ¹	-	l ¹	-
F10	1	NC ¹	-	I ¹	-
E8	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-
E10	1	B8	B^8	D15	D^7
D8	1	B9	B^9	D12	D^6
D10	1	B10	B^10	D10	D^5
C10	1	B11	B^11	D8	D^4
B10	1	NC ¹	-	I ¹	-
A10	-	TDO	-	TDO	-
A9	-	VCC	-	VCC	-
C8	-	GND	-	GND	-
A8	1	NC ¹	-	l ¹	-
A7	1	B12	B^12	D6	D^3
C7	1	B13	B^13	D4	D^2
C6	1	B14	B^14	D2	D^1
A6	1	B15/GOE1	B^15	D0/GOE1	D^0
C5	1	CLK3/I	-	CLK3/I	-
A5	0	CLK0/I	-	CLK0/I	-
C4	0	A0/GOE0	A^0	A0/GOE0	A^0
A4	0	A1	A^1	A1	A^1
A3	0	A2	A^2	A2	A^2
A2	0	A3	A^3	A4	A^3
A1	0	A4	A^4	A6	A^4

1. For device migration considerations, these NC pins are input signal pins in ispMACH 4064Z devices.

ispMACH 4064Z, 4128Z and 4256Z Logic Signal Connections: 132-Ball csBGA (Cont.)

		ispMACH	4064Z	ispMACH	4128Z	ispMACH	ispMACH 4256Z		
Ball Number	Bank Number	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP		
P8	1	NC ¹	-	NC ¹	-	l ¹	-		
M8	1	NC	-	E0	E^0	12	I^1		
P9	1	C0	C^0	E1	E^1	14	I^2		
N9	1	C1	C^1	E2	E^2	16	I^3		
M9	1	C2	C^2	E4	E^3	18	I^4		
N10	1	C3	C^3	E5	E^4	l10	I^5		
P10	1	NC	-	E6	E^5	l12	I^6		
M10	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-		
N11	1	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-		
P11	1	NC	-	E8	E^6	J2	J^1		
M11	1	C4	C^4	E9	E^7	J4	J^2		
P12	1	C5	C^5	E10	E^8	J6	J^3		
N12	1	C6	C^6	E12	E^9	J8	J^4		
P13	1	C7	C^7	E13	E^10	J10	J^5		
P14	1	NC	-	E14	E^11	J12	J^6		
N14	-	GND	-	GND	-	GND	-		
N13	-	TMS	-	TMS	-	TMS	-		
M14	1	NC	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-		
M12	1	NC	-	F0	F^0	K12	K^6		
M13	1	C8	C^8	F1	F^1	K10	K^5		
L14	1	C9	C^9	F2	F^2	K8	K^4		
L12	1	C10	C^10	F4	F^3	K6	K^3		
L13	1	C11	C^11	F5	F^4	K4	K^2		
K14	1	NC	-	F6	F^5	K2	K^1		
K13	1	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-		
K12	1	NC	-	F8	F^6	L12	L^6		
J13	1	C12	C^12	F9	F^7	L10	L^5		
J14	1	C13	C^13	F10	F^8	L8	L^4		
J12	1	C14	C^14	F12	F^9	L6	L^3		
H14	1	C15	C^15	F13	F^10	L4	L^2		
H13	1	I	-	F14	F^11	L2	L^1		
H12	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-		
G13	1	NC	-	G14	G^11	M2	M^1		
G14	1	NC	-	G13	G^10	M4	M^2		
G12	1	D15	D^15	G12	G^9	M6	M^3		
F14	1	D14	D^14	G10	G^8	M8	M^4		
F13	1	D13	D^13	G9	G^7	M10	M^5		
F12	1	D12	D^12	G8	G^6	M12	M^6		
E13	1	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-		
E14	1	NC	-	G6	G^5	N2	N^1		
E12	1	D11	D^11	G5	G^4	N4	N^2		

ispMACH 4064Z, 4128Z and 4256Z Logic Signal Connections: 132-Ball csBGA (Cont.)

		ispMACI	H 4064Z	ispMAC	H 4128Z	ispMACH 4256Z		
Ball Number	Bank Number	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	
D13	1	D10	D^10	G4	G^3	N6	N^3	
D14	1	D9	D^9	G2	G^2	N8	N^4	
D12	1	D8	D^8	G1	G^1	N10	N^5	
C14	1	I	-	G0	G^0	N12	N^6	
C13	1	NC	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-	
B14	-	TDO	-	TDO	-	TDO	-	
A14	-	VCC	-	VCC	-	VCC	-	
A13	-	GND	-	GND	-	GND	-	
B13	1	NC	-	H14	H^11	O12	O^6	
A12	1	I	-	H13	H^10	O10	O^5	
C12	1	D7	D^7	H12	H^9	O8	O^4	
B12	1	D6	D^6	H10	H^8	O6	O^3	
A11	1	D5	D^5	H9	H^7	O4	O^2	
C11	1	D4	D^4	H8	H^6	O2	O^1	
B11	1	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-	
A10	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-	
B10	1	NC	-	H6	H^5	P12	P^6	
C10	1	NC	-	H5	H^4	P10	P^5	
B9	1	D3	D^3	H4	H^3	P8	P^4	
A9	1	D2	D^2	H2	H^2	P6	P^3	
C9	1	D1	D^1	H1	H^1	P4	P^2	
A8	1	D0/GOE1	D^0	H0/GOE1	H^0	P2/GOE1	P^1	
B8	1	CLK3/I	-	CLK3/I	-	CLK3/I	-	
C8	0	CLK0/I	-	CLK0/I	-	CLK0/I	-	
B7	-	VCC	-	VCC	-	VCC	-	
A7	0	NC ¹	-	NC ¹	-	l ¹	-	
C7	0	A0/GOE0	A^0	A0/GOE0	A^0	A2/GOE0	A^1	
A6	0	A1	A^1	A1	A^1	A4	A^2	
B6	0	A2	A^2	A2	A^2	A6	A^3	
C6	0	A3	A^3	A4	A^3	A8	A^4	
B5	0	NC	-	A5	A^4	A10	A^5	
A5	0	NC	-	A6	A^5	A12	A^6	
C5	0	VCCO (Bank 0)	-	VCCO (Bank 0)	-	VCCO (Bank 0)	-	
B4	0	GND (Bank 0)	-	GND (Bank 0)	-	GND (Bank 0)	-	
A4	0	NC	-	A8	A^6	B2	B^1	
C4	0	A4	A^4	A9	A^7	B4	B^2	
A3	0	A5	A^5	A10	A^8	B6	B^3	
B3	0	A6	A^6	A12	A^9	B8	B^4	
A2	0	A7	A^7	A13	A^10	B10	B^5	
A1	0	NC	-	A14	A^11	B12	B^6	

1. For device migration considerations, these NC pins are input signal pins in ispMACH 4256Z device.

ispMACH 4256V/B/C/Z, 4384V/B/C, 4512V/B/C, Logic Signal Connections: 176-Pin TQFP (Cont.)

	Bank	ispMACH 42	56V/B/C/Z	ispMACH 43	84V/B/C	ispMACH 4512V/B/C		
Pin Number	Number	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	
60	0	H8	H^4	L8	L^4	P8	P^4	
61	0	H6	H^3	L6	L^3	P6	P^3	
62	0	H4	H^2	L4	L^2	P4	P^2	
63	0	H2	H^1	L2	L^1	P2	P^1	
64	0	H0	H^0	LO	L^0	P0	P^0	
65	-	GND	-	GND	-	GND	-	
66	0	CLK1/I	-	CLK1/I	-	CLK1/I	-	
67	1	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-	
68	1	CLK2/I	-	CLK2/I	-	CLK2/I	-	
69	-	VCC	-	VCC	-	VCC	-	
70	1	10	I^0	MO	M^0	AX0	AX^0	
71	1	12	I^1	M2	M^1	AX2	AX^1	
72	1	14	I^2	M4	M^2	AX4	AX^2	
73	1	16	I^3	M6	M^3	AX6	AX^3	
74	1	18	I^4	M8	M^4	AX8	AX^4	
75	1	l10	I^5	M10	M^5	AX10	AX^5	
76	1	112	I^6	M12	M^6	AX12	AX^6	
77	1	114	I^7	M14	M^7	AX14	AX^7	
78	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-	
79	1	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-	
80	1	JO	J^0	NO	N^0	BX0	BX^0	
81	1	J2	J^1	N2	N^1	BX2	BX^1	
82	1	J4	J^2	N4	N^2	BX4	BX^2	
83	1	J6	J^3	N6	N^3	BX6	BX^3	
84	1	J8	J^4	N8	N^4	BX8	BX^4	
85	1	J10	J^5	N10	N^5	BX10	BX^5	
86	1	J12	J^6	N12	N^6	BX12	BX^6	
87	1	J14	J^7	N14	N^7	BX14	BX^7	
88	-	VCC	-	VCC	-	VCC	-	
89	-	NC	-	NC	-	NC	-	
90	-	GND	-	GND	-	GND	-	
91	-	TMS	-	TMS	-	TMS	-	
92	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-	
93	1	K14	K^7	014	O^7	CX14	CX^7	
94	1	K12	K^6	O12	O^6	CX12	CX^6	
95	1	K10	K^5	O10	O^5	CX10	CX^5	
96	1	K8	K^4	08	O^4	CX8	CX^4	
97	1	K6	K^3	O6	O^3	CX6	CX^3	
98	1	K4	K^2	O4	O^2	CX4	CX^2	
99	1	K2	K^1	02	O^1	CX2	CX^1	
100	1	K0	K^0	00	O^0	CX0	CX^0	

ispMACH 4256V/B/C/Z, 4384V/B/C, 4512V/B/C, Logic Signal Connections: 176-Pin TQFP (Cont.)

	Bank	ispMACH 4256V/B/C/Z		ispMACH 43	384V/B/C	ispMACH 4512V/B/C		
Pin Number	Number	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	
142	1	O0	O^0	GX0	GX^0	OX0	OX^0	
143	1	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-	
144	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-	
145	1	P14	P^7	HX14	HX^7	PX14	PX^7	
146	1	P12	P^6	HX12	HX^6	PX12	PX^6	
147	1	P10	P^5	HX10	HX^5	PX10	PX^5	
148	1	P8	P^4	HX8	HX^4	PX8	PX^4	
149	1	P6	P^3	HX6	HX^3	PX6	PX^3	
150	1	P4	P^2	HX4	HX^2	PX4	PX^2	
151	1	P2/GOE1	P^1	HX2/GOE1	HX^1	PX2/GOE1	PX^1	
152	1	P0	P^0	HX0	HX^0	PX0	PX^0	
153	-	GND	-	GND	-	GND	-	
154	1	CLK3/I	-	CLK3/I	-	CLK3/I	-	
155	0	GND (Bank 0)	-	GND (Bank 0)	-	GND (Bank 0)	-	
156	0	CLK0/I	-	CLK0/I	-	CLK0/I	-	
157	-	VCC	-	VCC	-	VCC	-	
158	0	A0	A^0	A0	A^0	A0	A^0	
159	0	A2/GOE0	A^1	A2/GOE0	A^1	A2//GOE0	A^1	
160	0	A4	A^2	A4	A^2	A4	A^2	
161	0	A6	A^3	A6	A^3	A6	A^3	
162	0	A8	A^4	A8	A^4	A8	A^4	
163	0	A10	A^5	A10	A^5	A10	A^5	
164	0	A12	A^6	A12	A^6	A12	A^6	
165	0	A14	A^7	A14	A^7	A14	A^7	
166	0	VCCO (Bank 0)	-	VCCO (Bank 0)	-	VCCO (Bank 0)	-	
167	0	GND (Bank 0)	-	GND (Bank 0)	-	GND (Bank 0)	-	
168	0	B0	B^0	B0	B^0	B0	B^0	
169	0	B2	B^1	B2	B^1	B2	B^1	
170	0	B4	B^2	B4	B^2	B4	B^2	
171	0	B6	B^3	B6	B^3	B6	B^3	
172	0	B8	B^4	B8	B^4	B8	B^4	
173	0	B10	B^5	B10	B^5	B10	B^5	
174	0	B12	B^6	B12	B^6	B12	B^6	
175	0	B14	B^7	B14	B^7	B14	B^7	
176	-	VCC	-	VCC	-	VCC	-	

ispMACH 4256V/B/C, 4384V/B/C, 4512V/B/C Logic Signal Connections: 256-Ball ftBGA/fpBGA (Cont.)

Ball I/O		ispMACH 4256 128-I/O	V/B/C	ispMACH 4256 160-I/O	V/B/C	ispMACH 4384	V/B/C	ispMACH 4512	V/B/C
Number	Bank	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP
R5	0	NC	-	NC	-	NC	-	L4	L^1
T5	0	NC	-	NC	-	12	I^1	L8	L^2
R6	0	NC	-	NC	-	10	I^0	L12	L^3
T6	0	NC	-	H14	H^9	G12	G^6	M8	M^2
N7	0	NC	-	H12	H^8	G14	G^7	M12	M^3
P7	0	H14	H^7	H10	H^7	L14	L^7	P14	P^7
R7	0	H12	H^6	H9	H^6	L12	L^6	P12	P^6
L8	0	H10	H^5	H8	H^5	L10	L^5	P10	P^5
T7	0	H8	H^4	H6	H^4	L8	L^4	P8	P^4
M8	0	H6	H^3	H4	H^3	L6	L^3	P6	P^3
N8	0	H4	H^2	H2	H^2	L4	L^2	P4	P^2
R8	0	H2	H^1	H1	H^1	L2	L^1	P2	P^1
P8	0	H0	H^0	H0	H^0	LO	L^0	P0	P^0
-	-	GND	-	GND	-	GND	-	GND	-
T8	0	CLK1/I	-	CLK1/I	-	CLK1/I	-	CLK1/I	-
-	1	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-
N9	1	CLK2/I	-	CLK2/I	-	CLK2/I	-	CLK2/I	-
-	-	VCC	-	VCC	-	VCC	-	VCC	-
P9	1	10	I^0	10	I^0	MO	M^0	AX0	AX^0
R9	1	12	I^1	1	I^1	M2	M^1	AX2	AX^1
Т9	1	14	I^2	12	I^2	M4	M^2	AX4	AX^2
T10	1	16	I^3	14	I^3	M6	M^3	AX6	AX^3
R10	1	18	I^4	16	I^4	M8	M^4	AX8	AX^4
M9	1	l10	I^5	18	I^5	M10	M^5	AX10	AX^5
P10	1	l12	I^6	19	I^6	M12	M^6	AX12	AX^6
L9	1	114	I^7	l10	I^7	M14	M^7	AX14	AX^7
N10	1	NC	-	112	I^8	BX14	BX^7	DX0	DX^0
T11	1	NC	-	114	I^9	BX12	BX^6	DX4	DX^1
R11	1	NC	-	NC	-	P0	P^0	EX0	EX^0
T12	1	NC	-	NC	-	P2	P^1	EX4	EX^1
N12	1	NC	-	NC	-	NC	-	EX8	EX^2
-	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-
-	1	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-
R12	1	NC	-	NC	-	NC	-	EX12	EX^3
T13	1	NC	-	JO	J^0	BX10	BX^5	DX8	DX^2
P12	1	NC	-	J1	J^1	BX8	BX^4	DX12	DX^3
M10	1	JO	J^0	J2	J^2	N0	N^0	BX0	BX^0
R13	1	J2	J^1	J4	J^3	N2	N^1	BX2	BX^1
L10	1	J4	J^2	J6	J^4	N4	N^2	BX4	BX^2
T14	1	J6	J^3	J8	J^5	N6	N^3	BX6	BX^3
M11	1	J8	J^4	J9	J^6	N8	N^4	BX8	BX^4

Device	Part Number	Macrocells	Voltage	t _{PD}	Package	Pin/Ball Count	I/O	Grade
	LC4512C-35FTN256C	512	1.8	3.5	Lead-free ftBGA	256	208	С
	LC4512C-5FTN256C	512	1.8	5	Lead-free ftBGA	256	208	С
	LC4512C-75FTN256C	512	1.8	7.5	Lead-free ftBGA	256	208	С
	LC4512C-35FN256C1	512	1.8	3.5	Lead-free fpBGA	256	208	С
LC4512C	LC4512C-5FN256C1	512	1.8	5	Lead-free fpBGA	256	208	С
	LC4512C-75FN256C1	512	1.8	7.5	Lead-free fpBGA	256	208	С
	LC4512C-35TN176C	512	1.8	3.5	Lead-free TQFP	176	128	С
	LC4512C-5TN176C	512	1.8	5	Lead-free TQFP	176	128	С
	LC4512C-75TN176C	512	1.8	7.5	Lead-free TQFP	176	128	С

ispMACH 4000C (1.8V) Lead-Free Commercial Devices (Cont.)

1. Use ftBGA package. fpBGA package devices have been discontinued via PCN#14A-07.

ispMACH 4000C (1.8V) Lead-Free Industrial Devices

Device	Part Number	Macrocells	Voltage	t _{PD}	Package	Pin/Ball Count	I/O	Grade
	LC4032C-5TN48I	32	1.8	5	Lead-free TQFP	48	32	I
	LC4032C-75TN48I	32	1.8	7.5	Lead-free TQFP	48	32	I
LC4032C	LC4032C-10TN48I	32	1.8	10	Lead-free TQFP	48	32	I
LC4032C	LC4032C-5TN44I	32	1.8	5	Lead-free TQFP	44	30	I
	LC4032C-75TN44I	32	1.8	7.5	Lead-free TQFP	44	30	I
	LC4032C-10TN44I	32	1.8	10	Lead-free TQFP	44	30	I
	LC4064C-5TN100I	64	1.8	5	Lead-free TQFP	100	64	I
	LC4064C-75TN100I	64	1.8	7.5	Lead-free TQFP	100	64	I
	LC4064C-10TN100I	64	1.8	10	Lead-free TQFP	100	64	I
	LC4064C-5TN48I	64	1.8	5	Lead-free TQFP	48	32	I
LC4064C	LC4064C-75TN48I	64	1.8	7.5	Lead-free TQFP	48	32	I
	LC4064C-10TN48I	64	1.8	10	Lead-free TQFP	48	32	I
	LC4064C-5TN44I	64	1.8	5	Lead-free TQFP	44	30	I
	LC4064C-75TN44I	64	1.8	5	Lead-free TQFP	44	30	I
	LC4064C-10TN44I	64	1.8	10	Lead-free TQFP	44	30	I
	LC4128C-5TN128I	128	1.8	5	Lead-free TQFP	128	92	I
	LC4128C-75TN128I	128	1.8	7.5	Lead-free TQFP	128	92	I
LC4128C	LC4128C-10TN128I	128	1.8	10	Lead-free TQFP	128	92	I
1041200	LC4128C-5TN100I	128	1.8	5	Lead-free TQFP	100	64	I
	LC4128C-75TN100I	128	1.8	7.5	Lead-free TQFP	100	64	I
	LC4128C-10TN100I	128	1.8	10	Lead-free TQFP	100	64	I

Device	Part Number	Macrocells	Voltage	t _{PD}	Package	Pin/Ball Count	I/O	Grade
	LC4256C-5FTN256AI	256	1.8	5	Lead-free ftBGA	256		I
	LC4256C-75FTN256AI	256	1.8	7.5	Lead-free ftBGA	256		1
	LC4256C-10FTN256AI	256	1.8	10	Lead-free ftBGA	256		I
	LC4256C-5FTN256BI	256	1.8	5	Lead-free ftBGA	256	160	1
	LC4256C-75FTN256BI	256	1.8	7.5	Lead-free ftBGA	256	160	1
	LC4256C-10FTN256BI	256	1.8	10	Lead-free ftBGA	256	160	1
	LC4256C-5FN256AI1	256	1.8	5	Lead-free fpBGA	256	128	I
	LC4256C-75FN256AI1	256	1.8	7.5	Lead-free fpBGA	256	128	I
	LC4256C-10FN256AI1	256	1.8	10	Lead-free fpBGA	256	128	I
LC4256C	LC4256C-5FN256BI1	256	1.8	5	Lead-free fpBGA	256	160	I
	LC4256C-75FN256BI1	256	1.8	7.5	Lead-free fpBGA	256	160	I
	LC4256C-10FN256BI1	256	1.8	10	Lead-free fpBGA	256	160	I
	LC4256C-5TN176I	256	1.8	5	Lead-free TQFP	176	128	Ι
	LC4256C-75TN176I	256	1.8	7.5	Lead-free TQFP	176	128	I
	LC4256C-10TN176I	256	1.8	10	Lead-free TQFP	176	128	Ι
	LC4256C-5TN100I	256	1.8	5	Lead-free TQFP	100	64	I
	LC4256C-75TN100I	256	1.8	7.5	Lead-free TQFP	100	64	I
	LC4256C-10TN100I	256	1.8	10	Lead-free TQFP	100	128 128 128 64	I
	LC4384C-5FTN256I	384	1.8	5	Lead-free ftBGA	256	192	I
	LC4384C-75FTN256I	384	1.8	7.5	Lead-free ftBGA	256	192	I
	LC4384C-10FTN256I	384	1.8	10	Lead-free ftBGA	256	192	I
	LC4384C-5FN256I1	384	1.8	5	Lead-free fpBGA	256	192	I
LC4384C	LC4384C-75FN256l1	384	1.8	7.5	Lead-free fpBGA	256	192	I
	LC4384C-10FN256l1	384	1.8	10	Lead-free fpBGA	256	160 160 128 128 128 160 160 160 160 128 128 160 128 192 192 192 192	I
	LC4384C-5TN176I	384	1.8	5	Lead-free TQFP	176		I
	LC4384C-75TN176I	384	1.8	7.5	Lead-free TQFP	176	128	I
	LC4384C-10TN176I	384	1.8	10	Lead-free TQFP	176	128 128 160 160 128 128 128 128 128 128 160 128 140 128 160 128 140 160 128 128 128 64 64 192 192 192 192 192 192 192 192 192 192 192 192 192 192 192 128 208 208 208 208 208 208 208 208 208 128	I
	LC4512C-5FTN256I	512	1.8	5	Lead-free ftBGA	256	208	I
	LC4512C-75FTN256I	512	1.8	7.5	Lead-free ftBGA	256	208	I
	LC4512C-10FTN256I	512	1.8	10	Lead-free ftBGA	256	208	I
	LC4512C-5FN256I1	512	1.8	5	Lead-free fpBGA	256	208	I
LC4512C	LC4512C-75FN256I1	512	1.8	7.5	Lead-free fpBGA	256	208	I
	LC4512C-10FN256I1	512	1.8	10	Lead-free fpBGA	256	208	I
	LC4512C-5TN176I	512	1.8	5	Lead-free TQFP	176	128	I
	LC4512C-75TN176I	512	1.8	7.5	Lead-free TQFP	176	128	I
	LC4512C-10TN176I	512	1.8	10	Lead-free TQFP	176	128	I

ispMACH 4000C (1.8V) Lead-Free Industrial Devices (Cont.)

1. Use ftBGA package. fpBGA package devices have been discontinued via PCN#14A-07.

Device	Part Number	Macrocells	Voltage	t _{PD}	Package	Pin/Ball Count	I/O	Grade
	LC4032V-25TN48C	32	3.3	2.5	Lead-free TQFP	48	32	С
LC4032V	LC4032V-5TN48C	32	3.3	5	Lead-free TQFP	48	32	С
	LC4032V-75TN48C	32	3.3	7.5	Lead-free TQFP	48	32	С
L04032V	LC4032V-25TN44C	32	3.3	2.5	Lead-free TQFP	44	30	С
	LC4032V-5TN44C	32	3.3	5	Lead-free TQFP	44	30	С
	LC4032V-75TN44C	32	3.3	7.5	Lead-free TQFP	44	30	С
	LC4064V-25TN100C	64	3.3	2.5	Lead-free TQFP	100	64	С
	LC4064V-5TN100C	64	3.3	5	Lead-free TQFP	100	64	С
	LC4064V-75TN100C	64	3.3	7.5	Lead-free TQFP	100	64	С
	LC4064V-25TN48C	64	3.3	2.5	Lead-free TQFP	48	32	С
LC4064V	LC4064V-5TN48C	64	3.3	5	Lead-free TQFP	48	32	С
	LC4064V-75TN48C	64	3.3	7.5	Lead-free TQFP	48	32	С
	LC4064V-25TN44C	64	3.3	2.5	Lead-free TQFP	44	30	С
	LC4064V-5TN44C	64	3.3	5	Lead-free TQFP	44	30	С
	LC4064V-75TN44C	64	3.3	7.5	Lead-free TQFP	44	30	С
	LC4128V-27TN144C	128	3.3	2.7	Lead-free TQFP	144	96	С
	LC4128V-5TN144C	128	3.3	5	Lead-free TQFP	144	96	С
	LC4128V-75TN144C	128	3.3	7.5	Lead-free TQFP	144	96	С
	LC4128V-27TN128C	128	3.3	2.7	Lead-free TQFP	128	92	С
LC4128V	LC4128V-5TN128C	128	3.3	5	Lead-free TQFP	128	92	С
	LC4128V-75TN128C	128	3.3	7.5	Lead-free TQFP	128	92	С
	LC4128V-27TN100C	128	3.3	2.7	Lead-free TQFP	100	64	С
	LC4128V-5TN100C	128	3.3	5	Lead-free TQFP	100	64	С
	LC4128V-75TN100C	128	3.3	7.5	Lead-free TQFP	100	64	С

ispMACH 4000V (3.3V) Lead-Free Commercial Devices

						Pin/Ball		
Device	Part Number	Macrocells	Voltage	t _{PD}	Package	Count	I/O	Grade
	LC4256V-3FTN256AC	256	3.3	3	Lead-free ftBGA	256	128	С
	LC4256V-5FTN256AC	256	3.3	5	Lead-free ftBGA	256	128	С
	LC4256V-75FTN256AC	256	3.3	7.5	Lead-free ftBGA	256	128	С
	LC4256V-3FTN256BC	256	3.3	3	Lead-free ftBGA	256	160	С
	LC4256V-5FTN256BC	256	3.3	5	Lead-free ftBGA	256	160	С
	LC4256V-75FTN256BC	256	3.3	7.5	Lead-free ftBGA	256	160	С
	LC4256V-3FN256AC1	256	3.3	3	Lead-free fpBGA	256	128	С
	LC4256V-5FN256AC1	256	3.3	5	Lead-free fpBGA	256	128	С
	LC4256V-75FN256AC1	256	3.3	7.5	Lead-free fpBGA	256	128	С
	LC4256V-3FN256BC1	256	3.3	3	Lead-free fpBGA	256	160	С
LC4256V	LC4256V-5FN256BC1	256	3.3	5	Lead-free fpBGA	256	160	С
	LC4256V-75FN256BC1	256	3.3	7.5	Lead-free fpBGA	256	160	С
	LC4256V-3TN176C	256	3.3	3	Lead-free TQFP	176	128	С
	LC4256V-5TN176C	256	3.3	5	Lead-free TQFP	176	128	С
	LC4256V-75TN176C	256	3.3	7.5	Lead-free TQFP	176	128	С
	LC4256V-3TN144C	256	3.3	3	Lead-free TQFP	144	96	С
	LC4256V-5TN144C	256	3.3	5	Lead-free TQFP	144	96	С
	LC4256V-75TN144C	256	3.3	7.5	Lead-free TQFP	144	96	С
	LC4256V-3TN100C	256	3.3	3	Lead-free TQFP	100	64	С
	LC4256V-5TN100C	256	3.3	5	Lead-free TQFP	100	64	С
	LC4256V-75TN100C	256	3.3	7.5	Lead-free TQFP	100	128 128 160 160 160 128 128 128 128 160 128 128 128 160 160 160 128 128 128 96 96 96 96 96 96 96 96 96	С
	LC4384V-35FTN256C	384	3.3	3.5	Lead-free ftBGA	256	192	С
	LC4384V-5FTN256C	384	3.3	5	Lead-free ftBGA	256	192	С
	LC4384V-75FTN256C	384	3.3	7.5	Lead-free ftBGA	256	192	С
	LC4384V-35FN256C1	384	3.3	3.5	Lead-free fpBGA	256	128 128 160 160 160 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 96 96 96 96 96 96 96 128 128 128 128 128 1292 192 <td>С</td>	С
LC4384V	LC4384V-5FN256C1	384	3.3	5	Lead-free fpBGA	256		С
	LC4384V-75FN256C1	384	3.3	7.5	Lead-free fpBGA	256	192	С
	LC4384V-35TN176C	384	3.3	3.5	Lead-free TQFP	176	128	С
	LC4384V-5TN176C	384	3.3	5	Lead-free TQFP	176	128	С
	LC4384V-75TN176C	384	3.3	7.5	Lead-free TQFP	176	128 128 128 160 160 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 96 96 96 96 96 96 128 128 128 128 192 193 <td>С</td>	С
	LC4512V-35FTN256C	512	3.3	3.5	Lead-free ftBGA	256	208	С
	LC4512V-5FTN256C	512	3.3	5	Lead-free ftBGA	256	208	С
	LC4512V-75FTN256C	512	3.3	7.5	Lead-free ftBGA	256	208	С
	LC4512V-35FN256C1	512	3.3	3.5	Lead-free fpBGA	256	208	С
LC4512V	LC4512V-5FN256C1	512	3.3	5	Lead-free fpBGA	256	208	С
	LC4512V-75FN256C1	512	3.3	7.5	Lead-free fpBGA	256	208	С
	LC4512V-35TN176C	512	3.3	3.5	Lead-free TQFP	176	128	С
	LC4512V-5TN176C	512	3.3	5	Lead-free TQFP	176	128	С
	LC4512V-75TN176C	512	3.3	7.5	Lead-free TQFP	176	128	С

ispMACH 4000V (3.3V) Lead-Free Commercial Devices (Cont.)

1. Use ftBGA package. fpBGA package devices have been discontinued via PCN#14A-07.