

Welcome to **E-XFL.COM**

Understanding Embedded - CPLDs (Complex Programmable Logic Devices)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details	
Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	7.5 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	16
Number of Macrocells	256
Number of Gates	-
Number of I/O	128
Operating Temperature	0°C ~ 90°C (TJ)
Mounting Type	Surface Mount
Package / Case	256-LBGA
Supplier Device Package	256-FTBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4256v-75ft256ac

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 2. ispMACH 4000Z Family Selection Guide

	ispMACH 4032ZC	ispMACH 4064ZC	ispMACH 4128ZC	ispMACH 4256ZC
Macrocells	32	64	128	256
I/O + Dedicated Inputs	32+4/32+4	32+4/32+12/ 64+10/64+10	64+10/96+4	64+10/96+6/ 128+4
t _{PD} (ns)	3.5	3.7	4.2	4.5
t _S (ns)	2.2	2.5	2.7	2.9
t _{CO} (ns)	3.0	3.2	3.5	3.8
f _{MAX} (MHz)	267	250	220	200
Supply Voltage (V)	1.8	1.8	1.8	1.8
Max. Standby Icc (μA)	20	25	35	55
Pins/Package	48 TQFP 56 csBGA	48 TQFP 56 csBGA 100 TQFP 132 csBGA	100 TQFP 132csBGA	100 TQFP 132 csBGA 176 TQFP

ispMACH 4000 Introduction

The high performance ispMACH 4000 family from Lattice offers a SuperFAST CPLD solution. The family is a blend of Lattice's two most popular architectures: the ispLSI® 2000 and ispMACH 4A. Retaining the best of both families, the ispMACH 4000 architecture focuses on significant innovations to combine the highest performance with low power in a flexible CPLD family.

The ispMACH 4000 combines high speed and low power with the flexibility needed for ease of design. With its robust Global Routing Pool and Output Routing Pool, this family delivers excellent First-Time-Fit, timing predictability, routing, pin-out retention and density migration.


The ispMACH 4000 family offers densities ranging from 32 to 512 macrocells. There are multiple density-I/O combinations in Thin Quad Flat Pack (TQFP), Chip Scale BGA (csBGA) and Fine Pitch Thin BGA (ftBGA) packages ranging from 44 to 256 pins/balls. Table 1 shows the macrocell, package and I/O options, along with other key parameters.

The ispMACH 4000 family has enhanced system integration capabilities. It supports 3.3V (4000V), 2.5V (4000B) and 1.8V (4000C/Z) supply voltages and 3.3V, 2.5V and 1.8V interface voltages. Additionally, inputs can be safely driven up to 5.5V when an I/O bank is configured for 3.3V operation, making this family 5V tolerant. The ispMACH 4000 also offers enhanced I/O features such as slew rate control, PCI compatibility, bus-keeper latches, pull-up resistors, pull-down resistors, open drain outputs and hot socketing. The ispMACH 4000 family members are 3.3V/ 2.5V/1.8V in-system programmable through the IEEE Standard 1532 interface. IEEE Standard 1149.1 boundary scan testing capability also allows product testing on automated test equipment. The 1532 interface signals TCK, TMS, TDI and TDO are referenced to V_{CC} (logic core).

Overview

The ispMACH 4000 devices consist of multiple 36-input, 16-macrocell Generic Logic Blocks (GLBs) interconnected by a Global Routing Pool (GRP). Output Routing Pools (ORPs) connect the GLBs to the I/O Blocks (IOBs), which contain multiple I/O cells. This architecture is shown in Figure 1.

Figure 2. Generic Logic Block



AND Array

The programmable AND Array consists of 36 inputs and 83 output product terms. The 36 inputs from the GRP are used to form 72 lines in the AND Array (true and complement of the inputs). Each line in the array can be connected to any of the 83 output product terms via a wired-AND. Each of the 80 logic product terms feed the logic allocator with the remaining three control product terms feeding the Shared PT Clock, Shared PT Initialization and Shared PT OE. The Shared PT Clock and Shared PT Initialization signals can optionally be inverted before being fed to the macrocells.

Every set of five product terms from the 80 logic product terms forms a product term cluster starting with PT0. There is one product term cluster for every macrocell in the GLB. Figure 3 is a graphical representation of the AND Array.

Product Term Allocator

The product term allocator assigns product terms from a cluster to either logic or control applications as required by the design being implemented. Product terms that are used as logic are steered into a 5-input OR gate associated with the cluster. Product terms that used for control are steered either to the macrocell or I/O cell associated with the cluster. Table 3 shows the available functions for each of the five product terms in the cluster. The OR gate output connects to the associated I/O cell, providing a fast path for narrow combinatorial functions, and to the logic allocator.

Table 3. Individual PT Steering

Product Term	Logic	Control
PT <i>n</i>	Logic PT	Single PT for XOR/OR
PT <i>n</i> +1	Logic PT	Individual Clock (PT Clock)
PT <i>n</i> +2	Logic PT	Individual Initialization or Individual Clock Enable (PT Initialization/CE)
PT <i>n</i> +3	Logic PT	Individual Initialization (PT Initialization)
PT <i>n</i> +4	Logic PT	Individual OE (PTOE)

Cluster Allocator

The cluster allocator allows clusters to be steered to neighboring macrocells, thus allowing the creation of functions with more product terms. Table 4 shows which clusters can be steered to which macrocells. Used in this manner, the cluster allocator can be used to form functions of up to 20 product terms. Additionally, the cluster allocator accepts inputs from the wide steering logic. Using these inputs, functions up to 80 product terms can be created.

Table 4. Available Clusters for Each Macrocell

Macrocell		Available	Clusters			
M0	_	C0	C1	C2		
M1	C0	C1	C2	C3		
M2	C1	C2	C3	C4		
M3	C2	C3	C4	C5		
M4	C3	C4	C5	C6		
M5	C4	C5	C5 C6			
M6	C5	C6	C7	C8		
M7	C6	C7	C8	C9		
M8	C7	C8	C9	C10		
M9	C8	C9	C10	C11		
M10	C9	C10	C11	C12		
M11	C10	C11	C12	C13		
M12	C11	C12	C13	C14		
M13	C12	C13	C14	C15		
M14	C13	C14	C15	_		
M15	C14	C15	_	_		

Wide Steering Logic

The wide steering logic allows the output of the cluster allocator n to be connected to the input of the cluster allocator n+4. Thus, cluster chains can be formed with up to 80 product terms, supporting wide product term functions and allowing performance to be increased through a single GLB implementation. Table 5 shows the product term chains.


Output Routing Pool (ORP)

The Output Routing Pool allows macrocell outputs to be connected to any of several I/O cells within an I/O block. This provides greater flexibility in determining the pinout and allows design changes to occur without affecting the pinout. The output routing pool also provides a parallel capability for routing macrocell-level OE product terms. This allows the OE product term to follow the macrocell output as it is switched between I/O cells. Additionally, the output routing pool allows the macrocell output or true and complement forms of the 5-PT bypass signal to bypass the output routing multiplexers and feed the I/O cell directly. The enhanced ORP of the ispMACH 4000 family consists of the following elements:

- · Output Routing Multiplexers
- OE Routing Multiplexers
- Output Routing Pool Bypass Multiplexers

Figure 7 shows the structure of the ORP from the I/O cell perspective. This is referred to as an ORP slice. Each ORP has as many ORP slices as there are I/O cells in the corresponding I/O block.

Figure 7. ORP Slice



Output Routing Multiplexers

The details of connections between the macrocells and the I/O cells vary across devices and within a device dependent on the maximum number of I/Os available. Tables 5-9 provide the connection details.

Table 6. ORP Combinations for I/O Blocks with 8 I/Os

I/O Cell	Available Macrocells
I/O 0	M0, M1, M2, M3, M4, M5, M6, M7
I/O 1	M2, M3, M4, M5, M6, M7, M8, M9
I/O 2	M4, M5, M6, M7, M8, M9, M10, M11
I/O 3	M6, M7, M8, M9, M10, M11, M12, M13
I/O 4	M8, M9, M10, M11, M12, M13, M14, M15
I/O 5	M10, M11, M12, M13, M14, M15, M0, M1
I/O 6	M12, M13, M14, M15, M0, M1, M2, M3
I/O 7	M14, M15, M0, M1, M2, M3, M4, M5

- LVTTL
- LVCMOS 1.8
- LVCMOS 3.3
- 3.3V PCI Compatible
- LVCMOS 2.5

All of the I/Os and dedicated inputs have the capability to provide a bus-keeper latch, Pull-up Resistor or Pull-down Resistor. A fourth option is to provide none of these. The selection is done on a global basis. The default in both hardware and software is such that when the device is erased or if the user does not specify, the input structure is configured to be a Pull-up Resistor.

Each ispMACH 4000 device I/O has an individually programmable output slew rate control bit. Each output can be individually configured for fast slew or slow slew. The typical edge rate difference between fast and slow slew setting is 20%. For high-speed designs with long, unterminated traces, the slow-slew rate will introduce fewer reflections, less noise and keep ground bounce to a minimum. For designs with short traces or well terminated lines, the fast slew rate can be used to achieve the highest speed.

Global OE Generation

Most ispMACH 4000 family devices have a 4-bit wide Global OE Bus, except the ispMACH 4032 device that has a 2-bit wide Global OE Bus. This bus is derived from a 4-bit internal global OE PT bus and two dual purpose I/O or GOE pins. Each signal that drives the bus can optionally be inverted.

Each GLB has a block-level OE PT that connects to all bits of the Global OE PT bus with four fuses. Hence, for a 256-macrocell device (with 16 blocks), each line of the bus is driven from 16 OE product terms. Figures 9 and 10 show a graphical representation of the global OE generation.

Figure 9. Global OE Generation for All Devices Except ispMACH 4032





Figure 10. Global OE Generation for ispMACH 4032



Zero Power/Low Power and Power Management

The ispMACH 4000 family is designed with high speed low power design techniques to offer both high speed and low power. With an advanced E² low power cell and non sense-amplifier design approach (full CMOS logic approach), the ispMACH 4000 family offers SuperFAST pin-to-pin speeds, while simultaneously delivering low standby power without needing any "turbo bits" or other power management schemes associated with a traditional sense-amplifier approach.

The zero power ispMACH 4000Z is based on the 1.8V ispMACH 4000C family. With innovative circuit design changes, the ispMACH 4000Z family is able to achieve the industry's "lowest static power".

IEEE 1149.1-Compliant Boundary Scan Testability

All ispMACH 4000 devices have boundary scan cells and are compliant to the IEEE 1149.1 standard. This allows functional testing of the circuit board on which the device is mounted through a serial scan path that can access all critical logic notes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test node data to be captured and shifted out for verification. In addition, these devices can be linked into a board-level serial scan path for more board-level testing. The test access port operates with an LVCMOS interface that corresponds to the power supply voltage.

I/O Quick Configuration

To facilitate the most efficient board test, the physical nature of the I/O cells must be set before running any continuity tests. As these tests are fast, by nature, the overhead and time that is required for configuration of the I/Os' physical nature should be minimal so that board test time is minimized. The ispMACH 4000 family of devices allows this by offering the user the ability to quickly configure the physical nature of the I/O cells. This quick configuration takes milliseconds to complete, whereas it takes seconds for the entire device to be programmed. Lattice's ispVM[®] System programming software can either perform the quick configuration through the PC parallel port, or can generate the ATE or test vectors necessary for a third-party test system.

Absolute Maximum Ratings^{1, 2, 3}

	ispMACH 4000C/Z (1.8V)	ispMACH 4000B (2.5V)	ispMACH 4000V (3.3V)
Supply Voltage (V _{CC})	0.5 to 2.5V	0.5 to 5.5V	0.5 to 5.5V
Output Supply Voltage (V _{CCO})	0.5 to 4.5V	0.5 to 4.5V	0.5 to 4.5V
Input or I/O Tristate Voltage Applied ^{4, 5}	0.5 to 5.5V	0.5 to 5.5V	0.5 to 5.5V
Storage Temperature	65 to 150°C	65 to 150°C	65 to 150°C
Junction Temperature (T _i) with Power Applie	ed55 to 150°C	55 to 150°C	55 to 150°C

- Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional
 operation of the device at these or any other conditions above those indicated in the operational sections of this specification
 is not implied.
- 2. Compliance with Lattice Thermal Management document is required.
- 3. All voltages referenced to GND.
- 4. Undershoot of -2V and overshoot of (V_{IH} (MAX) + 2V), up to a total pin voltage of 6.0V, is permitted for a duration of < 20ns.
- 5. Maximum of 64 I/Os per device with VIN > 3.6V is allowed.

Recommended Operating Conditions

Symbol		Parameter	Min.	Max.	Units
		ispMACH 4000C	1.65	1.95	V
	Supply Voltage for 1.8V Devices	ispMACH 4000Z		1.9	V
V _{CC}	Supply voltage for 1.0 v Dovidoo	ispMACH 4000Z, Extended Functional Voltage Operation	1.61, 2	1.9	V
	Supply Voltage for 2.5V Devices	2.3	2.7	V	
	Supply Voltage for 3.3V Devices		3.0	3.6	V
	Junction Temperature (Commercial)		0	90	С
Tj	Junction Temperature (Industrial)		-40	105	С
	Junction Temperature (Extended)		-40	130	С

^{1.} Devices operating at 1.6V can expect performance degradation up to 35%.

Erase Reprogram Specifications

Parameter	Min.	Max.	Units
Erase/Reprogram Cycle	1,000	_	Cycles

Note: Valid over commercial temperature range.

Hot Socketing Characteristics 1,2,3

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
l	Input or I/O Leakage Current	$0 \le V_{IN} \le 3.0V, Tj = 105^{\circ}C$	_	±30	±150	μΑ
IDK	Input or I/O Leakage Current	$0 \le V_{IN} \le 3.0V$, Tj = 130° C	_	±30	±200	μΑ

^{1.} Insensitive to sequence of V_{CC} or V_{CCO} . However, assumes monotonic rise/fall rates for V_{CC} and V_{CCO} , provided $(V_{IN} - V_{CCO}) \le 3.6V$.

^{2.} Applicable for devices with 2004 date codes and later. Contact factory for ordering instructions.

^{2.} $0 < V_{CC} < V_{CC}$ (MAX), $0 < V_{CCO} < V_{CCO}$ (MAX).

^{3.} I_{DK} is additive to I_{PU} , I_{PD} or I_{BH} . Device defaults to pull-up until fuse circuitry is active.

ispMACH 4000V/B/C Internal Timing Parameters

Over Recommended Operating Conditions

Parameter	Description	-2	2.5	-2	2.7	-	3	-3	3.5	Units
In/Out Delays	5			I.						
t _{IN}	Input Buffer Delay	_	0.60	_	0.60	_	0.70	_	0.70	ns
t _{GOE}	Global OE Pin Delay	_	2.04	_	2.54	_	3.04	_	3.54	ns
t _{GCLK_IN}	Global Clock Input Buffer Delay	_	0.78	_	1.28	_	1.28	_	1.28	ns
t _{BUF}	Delay through Output Buffer	_	0.85	_	0.85	_	0.85	_	0.85	ns
t _{EN}	Output Enable Time	_	0.96	_	0.96	_	0.96	_	0.96	ns
t _{DIS}	Output Disable Time	_	0.96	_	0.96	_	0.96	_	0.96	ns
Routing/GLB	Delays			•						
t _{ROUTE}	Delay through GRP	_	0.61	_	0.81	_	1.01	_	1.01	ns
t _{MCELL}	Macrocell Delay	—	0.45	—	0.55	—	0.55		0.65	ns
t _{INREG}	Input Buffer to Macrocell Register Delay	_	0.11	_	0.31	_	0.31	_	0.31	ns
t _{FBK}	Internal Feedback Delay	_	0.00	_	0.00		0.00		0.00	ns
t _{PDb}	5-PT Bypass Propagation Delay	_	0.44	_	0.44	_	0.44	_	0.94	ns
t _{PDi}	Macrocell Propagation Delay	_	0.64	_	0.64		0.64		0.94	ns
Register/Late	ch Delays			•						
t _S	D-Register Setup Time (Global Clock)	0.92	_	1.12	_	1.02	_	0.92	_	ns
t _{S_PT}	D-Register Setup Time (Product Term Clock)	1.42	_	1.32	_	1.32	_	1.32	_	ns
t _{ST}	T-Register Setup Time (Global Clock)	1.12	_	1.32	_	1.22	_	1.12	_	ns
t _{ST_PT}	T-Register Setup Time (Product Term Clock)	1.42	_	1.32	_	1.32	_	1.32	_	ns
t _H	D-Register Hold Time	0.88		0.68		0.98		1.08		ns
t _{HT}	T-Register Hold Time	0.88	_	0.68	_	0.98	_	1.08	_	ns
t _{SIR}	D-Input Register Setup Time (Global Clock)	0.82	_	1.37	_	1.27	_	1.27	_	ns
t _{SIR_PT}	D-Input Register Setup Time (Product Term Clock)	1.45	_	1.45	_	1.45	_	1.45	_	ns
t _{HIR}	D-Input Register Hold Time (Global Clock)	0.88	_	0.63	_	0.73	_	0.73	_	ns
t _{HIR_PT}	D-Input Register Hold Time (Product Term Clock)	0.88	_	0.63	_	0.73	_	0.73	_	ns
t _{COi}	Register Clock to Output/Feedback MUX Time	_	0.52	_	0.52	_	0.52	_	0.52	ns
t _{CES}	Clock Enable Setup Time	2.25	_	2.25	_	2.25	_	2.25	_	ns
t _{CEH}	Clock Enable Hold Time	1.88	_	1.88	_	1.88	_	1.88	_	ns
t _{SL}	Latch Setup Time (Global Clock)	0.92	_	1.12	_	1.02	_	0.92	_	ns
t _{SL_PT}	Latch Setup Time (Product Term Clock)	1.42	_	1.32	_	1.32	_	1.32	_	ns
t _{HL}	Latch Hold Time	1.17	_	1.17	_	1.17	_	1.17	_	ns
t _{GOi}	Latch Gate to Output/Feedback MUX Time	_	0.33	_	0.33	_	0.33	_	0.33	ns

ispMACH 4000V/B/C Internal Timing Parameters (Cont.)

Over Recommended Operating Conditions

Parameter	Description	-2	5	-2	7	-	3	-3	.5	Units
t _{PDLi}	Propagation Delay through Transparent Latch to Output/ Feedback MUX	_	0.25	_	0.25	_	0.25	_	0.25	ns
t _{SRi}	Asynchronous Reset or Set to Output/Feedback MUX Delay	0.28	_	0.28	_	0.28	_	0.28		ns
t _{SRR}	Asynchronous Reset or Set Recovery Time	1.67	_	1.67	_	1.67	_	1.67	_	ns
Control Delay	ys									
t _{BCLK}	GLB PT Clock Delay	_	1.12		1.12		1.12		1.12	ns
t _{PTCLK}	Macrocell PT Clock Delay	_	0.87	_	0.87	_	0.87	_	0.87	ns
t _{BSR}	Block PT Set/Reset Delay	_	1.83	_	1.83	_	1.83	_	1.83	ns
t _{PTSR}	Macrocell PT Set/Reset Delay	_	1.11		1.41	—	1.51	—	1.61	ns
t _{GPTOE}	Global PT OE Delay	_	2.83		4.13	—	5.33	_	5.33	ns
t _{PTOE}	Macrocell PT OE Delay	_	1.83	_	2.13	_	2.33	_	2.83	ns

Timing v.3.2

Note: Internal Timing Parameters are not tested and are for reference only. Refer to the Timing Model in this data sheet for further details.

ispMACH 4000V/B/C Internal Timing Parameters (Cont.)

Over Recommended Operating Conditions

		-5		-5 -79		-5 -75 -10		0	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units	
t _{GPTOE}	Global PT OE Delay	_	5.58		5.58	_	5.78	ns	
t _{PTOE}	Macrocell PT OE Delay	_	3.58		4.28		4.28	ns	

Timing v.3.2

Note: Internal Timing Parameters are not tested and are for reference only. Refer to the Timing Model in this data sheet for further details.

ispMACH 4000Z Internal Timing Parameters (Cont.)

Over Recommended Operating Conditions

		-3	35	-37		-42		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{GPTOE}	Global PT OE Delay	_	1.9	_	2.35	_	2.60	ns
t _{PTOE}	Macrocell PT OE Delay	_	2.4	_	3.35	_	2.60	ns

Note: Internal Timing Parameters are not tested and are for reference only. Refer to the timing model in this data sheet for further details.

Timing v.2.2

ispMACH 4000Z Internal Timing Parameters (Cont.)

Over Recommended Operating Conditions

		-4	15	-	5	-7	75	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
In/Out Delay	/s		ı	ı	ı		ı	
t _{IN}	Input Buffer Delay	_	0.95	_	1.25	_	1.80	ns
t _{GOE}	Global OE Pin Delay	_	3.00	_	3.50	_	4.30	ns
t _{GCLK_IN}	Global Clock Input Buffer Delay	_	1.95	_	2.05	_	2.15	ns
t _{BUF}	Delay through Output Buffer	_	1.10	_	1.00	_	1.30	ns
t _{EN}	Output Enable Time	_	2.50	_	2.50	_	2.70	ns
t _{DIS}	Output Disable Time	_	2.50	_	2.50	_	2.70	ns
Routing/GL	B Delays		ı	ı	ı		ı	
t _{ROUTE}	Delay through GRP	_	2.25	_	2.05	_	2.50	ns
t _{MCELL}	Macrocell Delay	_	0.65	_	0.65	_	1.00	ns
t _{INREG}	Input Buffer to Macrocell Register Delay	_	1.00	_	1.00	_	1.00	ns
t _{FBK}	Internal Feedback Delay	_	0.35	_	0.05	_	0.05	ns
t _{PDb}	5-PT Bypass Propagation Delay	_	0.20	_	0.70	_	1.90	ns
t _{PDi}	Macrocell Propagation Delay	_	0.45	_	0.65	_	1.00	ns
Register/La	tch Delays		ı	ı	ı			I
t _S	D-Register Setup Time (Global Clock)	1.00	_	1.10	_	1.35	_	ns
t _{S_PT}	D-Register Setup Time (Product Term Clock)	2.10	_	1.90	_	2.45	_	ns
t _{ST}	T-Register Setup Time (Global Clock)	1.20	_	1.30	_	1.55	_	ns
t _{ST_PT}	T-register Setup Time (Product Term Clock)	2.30	_	2.10	_	2.75	_	ns
t _H	D-Register Hold Time	1.90	_	1.90	_	3.15	_	ns
t _{HT}	T-Resister Hold Time	1.90	_	1.90	_	3.15	_	ns
t _{SIR}	D-Input Register Setup Time (Global Clock)	1.30	_	1.10	_	0.75	_	ns
t _{SIR_PT}	D-Input Register Setup Time (Product Term Clock)	1.45	_	1.45	_	1.45	_	ns
t _{HIR}	D-Input Register Hold Time (Global Clock)	1.30	_	1.50	_	1.95	_	ns
t _{HIR_PT}	D-Input Register Hold Time (Product Term Clock)	1.00	_	1.00	_	1.18	_	ns
t _{COi}	Register Clock to Output/Feedback MUX Time	_	0.75	_	1.15	_	1.05	ns
t _{CES}	Clock Enable Setup Time	2.00	_	2.00	_	2.00	_	ns
t _{CEH}	Clock Enable Hold Time	0.00	_	0.00	_	0.00	_	ns
t _{SL}	Latch Setup Time (Global Clock)	1.00	_	1.00	_	1.65	_	ns
t _{SL_PT}	Latch Setup Time (Product Term Clock)	2.10	_	1.90	_	2.15	_	ns
t _{HL}	Latch Hold Time	2.00	_	2.00	_	1.17	_	ns
t _{GOi}	Latch Gate to Output/Feedback MUX Time	_	0.33	_	0.33	_	0.33	ns
t _{PDLi}	Propagation Delay through Transparent Latch to Output/ Feedback MUX	-	0.25	_	0.25	_	0.25	ns
t _{SRi}	Asynchronous Reset or Set to Output/Feedback MUX Delay	_	0.97	_	0.97	_	0.28	ns
t _{SRR}	Asynchronous Reset or Set Recovery Delay	_	1.80	_	1.80	_	1.67	ns
Control Dela	ays					1		1
t _{BCLK}	GLB PT Clock Delay	_	1.55	_	1.55	_	1.25	ns
t _{PTCLK}	Macrocell PT Clock Delay	_	1.55	_	1.55	_	1.25	ns
t _{BSR}	GLB PT Set/Reset Delay	_	1.83	_	1.83	_	1.83	ns
t _{PTSR}	Macrocell PT Set/Reset Delay	_	1.83	_	1.83	_	2.72	ns
t _{GPTOE}	Global PT OE Delay	_	4.30	_	4.20	_	3.50	ns

ispMACH 4064V/B/C/Z, 4128V/B/C/Z, 4256V/B/C/Z Logic Signal Connections: 100-Pin TQFP (Cont.)

	Bank	ispMACH 40	64V/B/C/Z	ispMACH 41	28V/B/C/Z	ispMACH 42	56V/B/C/Z
Pin Number	Number	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP
42	1	C1	C^1	E2	E^1	16	I^1
43	1	C2	C^2	E4	E^2	I10	I^2
44	1	C3	C^3	E6	E^3	l12	I^3
45	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-
46	1	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-
47	1	C4	C^4	E8	E^4	J2	J^0
48	1	C5	C^5	E10	E^5	J6	J^1
49	1	C6	C^6	E12	E^6	J10	J^2
50	1	C7	C^7	E14	E^7	J12	J^3
51	-	GND	-	GND	-	GND	-
52	-	TMS	-	TMS	-	TMS	-
53	1	C8	C^8	F0	F^0	K12	K^3
54	1	C9	C^9	F2	F^1	K10	K^2
55	1	C10	C^10	F4	F^2	K6	K^1
56	1	C11	C^11	F6	F^3	K2	K^0
57	1	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-
58	1	C12	C^12	F8	F^4	L12	L^3
59	1	C13	C^13	F10	F^5	L10	L^2
60	1	C14	C^14	F12	F^6	L6	L^1
61	1	C15	C^15	F13	F^7	L4	L^0
62*	1	I	-	I	-	I	-
63	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-
64	1	D15	D^15	G14	G^7	M4	M^0
65	1	D14	D^14	G12	G^6	M6	M^1
66	1	D13	D^13	G10	G^5	M10	M^2
67	1	D12	D^12	G8	G^4	M12	M^3
68	1	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-
69	1	D11	D^11	G6	G^3	N2	N^0
70	1	D10	D^10	G5	G^2	N6	N^1
71	1	D9	D^9	G4	G^1	N10	N^2
72	1	D8	D^8	G2	G^0	N12	N^3
73*	1	I	-	I	-	I	-
74	-	TDO	-	TDO	-	TDO	-
75	-	VCC	-	VCC	-	VCC	-
76	-	GND	-	GND	-	GND	-
77*	1	I	-	I	-	I	-
78	1	D7	D^7	H13	H^7	O12	O^3
79	1	D6	D^6	H12	H^6	O10	O^2
80	1	D5	D^5	H10	H^5	O6	O^1
81	1	D4	D^4	H8	H^4	02	O^0
82	1	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-

ispMACH 4064Z, 4128Z and 4256Z Logic Signal Connections: 132-Ball csBGA (Cont.)

		ispMACH	1 4064Z	ispMACH	1 4128Z	ispMACH	1 4256Z
Ball Number	Bank Number	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP
E3	0	NC	-	B8	B^6	D12	D^6
F2	0	A12	A^12	B9	B^7	D10	D^5
F1	0	A13	A^13	B10	B^8	D8	D^4
F3	0	A14	A^14	B12	B^9	D6	D^3
G1	0	A15	A^15	B13	B^10	D4	D^2
G2	0	I	-	B14	B^11	D2	D^1
G3	0	VCCO (Bank 0)	-	VCCO (Bank 0)	-	VCCO (Bank 0)	-
H2	0	NC	-	C14	C^11	E2	E^1
H1	0	B15	B^15	C13	C^10	E4	E^2
H3	0	B14	B^14	C12	C^9	E6	E^3
J1	0	B13	B^13	C10	C^8	E8	E^4
J2	0	B12	B^12	C9	C^7	E10	E^5
J3	0	NC	-	C8	C^6	E12	E^6
K2	0	GND (Bank 0)	-	GND (Bank 0)	-	GND (Bank 0)	-
K1	0	NC	-	C6	C^5	F2	F^1
K3	0	B11	B^11	C5	C^4	F4	F^2
L2	0	B10	B^10	C4	C^3	F6	F^3
L1	0	B9	B^9	C2	C^2	F8	F^4
L3	0	B8	B^8	C1	C^1	F10	F^5
M1	0	I	-	C0	C^0	F12	F^6
M2	0	NC	-	VCCO (Bank 0)	-	VCCO (Bank 0)	-
N1	-	TCK	-	TCK	-	TCK	-
P1	-	VCC	-	VCC	-	VCC	-
P2	-	GND	-	GND	-	GND	-
N2	0	I	-	D14	D^11	G12	G^6
P3	0	B7	B^7	D13	D^10	G10	G^5
M3	0	B6	B^6	D12	D^9	G8	G^4
N3	0	B5	B^5	D10	D^8	G6	G^3
P4	0	B4	B^4	D9	D^7	G4	G^2
M4	0	NC	-	D8	D^6	G2	G^1
N4	0	GND (Bank 0)	-	GND (Bank 0)	-	GND (Bank 0)	-
P5	0	VCCO (Bank 0)	-	VCCO (Bank 0)	-	VCCO (Bank 0)	-
N5	0	NC	-	D6	D^5	H12	H^6
M5	0	B3	B^3	D5	D^4	H10	H^5
N6	0	B2	B^2	D4	D^3	H8	H^4
P6	0	B1	B^1	D2	D^2	H6	H^3
M6	0	B0	B^0	D1	D^1	H4	H^2
P7	0	NC	-	D0	D^0	H2	H^1
N7	0	CLK1/I	-	CLK1/I	-	CLK1/I	
M7	1	CLK2/I	_	CLK2/I		CLK2/I	
N8	-	VCC	-	VCC	-	VCC	-

ispMACH 4256V/B/C, 4384V/B/C, 4512V/B/C Logic Signal Connections: 256-Ball ftBGA/fpBGA (Cont.)

Ball	I/O	ispMACH 4256 128-I/O	V/B/C	ispMACH 4256 160-I/O	V/B/C	ispMACH 4384	V/B/C	ispMACH 4512	V/B/C
Number	Bank	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP
J6	0	E14	E^7	E10	E^7	H14	H^7	J14	J^7
K3	0	NC	-	E12	E^8	G0	G^0	10	I^0
K4	0	NC	-	E14	E^9	G2	G^1	14	I^1
L1	0	NC	-	NC	-	l14	I^7	K0	K^0
L2	0	NC	-	NC	-	l12	I^6	K2	K^1
M1	0	NC	-	NC	-	NC	-	K4	K^2
-	0	GND (Bank 0)	-	GND (Bank 0)	-	GND (Bank 0)	-	GND (Bank 0)	-
-	0	-	-	VCCO (Bank 0)	-	VCCO (Bank 0)	-	VCCO (Bank 0)	-
M2	0	NC	-	NC	-	NC	-	K6	K^3
N1	0	NC	-	NC	-	I10	I^5	K8	K^4
М3	0	NC	-	NC	-	18	I^4	K10	K^5
M4	0	NC	-	F0	F^0	G4	G^2	18	I^2
N2	0	NC	-	F1	F^1	G6	G^3	l12	I^3
K5	0	F0	F^0	F2	F^2	J0	J^0	N0	N^0
P1	0	F2	F^1	F4	F^3	J2	J^1	N2	N^1
K6	0	F4	F^2	F6	F^4	J4	J^2	N4	N^2
N3	0	F6	F^3	F8	F^5	J6	J^3	N6	N^3
L5	0	F8	F^4	F9	F^6	J8	J^4	N8	N^4
P2	0	F10	F^5	F10	F^7	J10	J^5	N10	N^5
L6	0	F12	F^6	F12	F^8	J12	J^6	N12	N^6
R1	0	F14	F^7	F14	F^9	J14	J^7	N14	N^7
-	0	VCCO (Bank 0)	-	VCCO (Bank 0)	-	VCCO (Bank 0)	-	VCCO (Bank 0)	-
P3	-	TCK	-	TCK	-	TCK	-	TCK	-
-	-	VCC	-	VCC	-	VCC	-	VCC	-
-	-	GND	-	GND	-	GND	-	GND	-
-	0	-	-	GND (Bank 0)	-	GND (Bank 0)	-	GND (Bank 0)	-
T2	0	NC	-	G14	G^9	16	I^3	K12	K^6
M5	0	NC	-	G12	G^8	14	I^2	K14	K^7
N4	0	G14	G^7	G10	G^7	K14	K^7	O14	O^7
Т3	0	G12	G^6	G9	G^6	K12	K^6	O12	O^6
R3	0	G10	G^5	G8	G^5	K10	K^5	O10	O^5
M6	0	G8	G^4	G6	G^4	K8	K^4	O8	0^4
P4	0	G6	G^3	G4	G^3	K6	K^3	O6	O^3
L7	0	G4	G^2	G2	G^2	K4	K^2	04	0^2
N5	0	G2	G^1	G1	G^1	K2	K^1	O2	0^1
M7	0	G0	G^0	G0	G^0	K0	K^0	00	O^0
P5	0	NC	-	NC	-	G8	G^4	MO	M^0
R4	0	NC	-	NC	-	G10	G^5	M4	M^1
T4	0	NC	-	NC	-	NC	-	L0	L^0
-	0	GND (Bank 0)	-	GND (Bank 0)	-	GND (Bank 0)	-	GND (Bank 0)	-
-	0	VCCO (Bank 0)	-	VCCO (Bank 0)	-	VCCO (Bank 0)	-	VCCO (Bank 0)	-

ispMACH 4000ZC (1.8V, Zero Power) Industrial Devices (Cont.)

Device	Part Number	Macrocells	Voltage	tPD	Package	Pin/Ball Count	I/O	Grade
	LC4064ZC-5M132I	64	1.8	5	csBGA	132	64	I
	LC4064ZC-75M132I	64	1.8	7.5	csBGA	132	64	I
	LC4064ZC-5T100I	64	1.8	5	TQFP	100	64	I
LC4064ZC	LC4064ZC-75T100I	64	1.8	7.5	TQFP	100	64	I
LC40042C	LC4064ZC-5M56I	64	1.8	5	csBGA	56	34	I
	LC4064ZC-75M56I	64	1.8	7.5	csBGA	56	34	I
	LC4064ZC-5T48I	64	1.8	5	TQFP	48	32	I
	LC4064ZC-75T48I	64	1.8	7.5	TQFP	48	32	I
LC4128ZC	LC4128ZC-75M132I	128	1.8	7.5	csBGA	132	96	I
LC41202C	LC4128ZC-75T100I	128	1.8	7.5	TQFP	100	64	I
	LC4256ZC-75T176I	256	1.8	7.5	TQFP	176	128	Į
LC4256ZC	LC4256ZC-75M132I	256	1.8	7.5	csBGA	132	96	I
	LC4256ZC-75T100I	256	1.8	7.5	TQFP	100	64	I

ispMACH 4000ZC (1.8V, Zero Power) Extended Temperature Devices

Family	Part Number	Macrocells	Voltage	t _{PD}	Package	Pin/Ball Count	I/O	Grade
LC4032ZC	LC4032ZC-75T48E	32	1.8	7.5	TQFP	48	32	Е
LC4064ZC	LC4064ZC-75T100E	64	1.8	7.5	TQFP	100	64	Е
20400420	LC4064ZC-75T48E	64	1.8	7.5	TQFP	48	32	Е
LC4128ZC	LC4128ZC-75T100E	128	1.8	7.5	TQFP	100	64	E
LC4256ZC	LC4256ZC-75T176E	256	1.8	7.5	TQFP	176	128	Е
LO42302C	LC4256ZC-75T100E	256	1.8	7.5	TQFP	100	64	Е

ispMACH 4000C (1.8V) Commercial Devices

Device	Part Number	Macrocells	Voltage	t _{PD}	Package	Pin/Ball Count	I/O	Grade
	LC4032C-25T48C	32	1.8	2.5	TQFP	48	32	С
LC4032C	LC4032C-5T48C	32	1.8	5	TQFP	48	32	С
	LC4032C-75T48C	32	1.8	7.5	TQFP	48	32	С
LC4032C	LC4032C-25T44C	32	1.8	2.5	TQFP	44	30	С
	LC4032C-5T44C	32	1.8	5	TQFP	44	30	С
	LC4032C-75T44C	32	1.8	7.5	TQFP	44	30	С
	LC4064C-25T100C	64	1.8	2.5	TQFP	100	64	С
	LC4064C-5T100C	64	1.8	5	TQFP	100	64	С
	LC4064C-75T100C	64	1.8	7.5	TQFP	100	64	С
	LC4064C-25T48C	64	1.8	2.5	TQFP	48	32	С
LC4064C	LC4064C-5T48C	64	1.8	5	TQFP	48	32	С
	LC4064C-75T48C	64	1.8	7.5	TQFP	48	32	С
	LC4064C-25T44C	64	1.8	2.5	TQFP	44	30	С
	LC4064C-5T44C	64	1.8	5	TQFP	44	30	С
	LC4064C-75T44C	64	1.8	7.5	TQFP	44	30	С

ispMACH 4000V (3.3V) Industrial Devices (Cont.)

LC4256V-5FT256AI 256 3.3 5 ftBGA 256 128 I	Family	Part Number	Macrocells	Voltage	t _{PD}	Package	Pin/Ball Count	I/O	Grade
LC4256V-10FT256AI 256 3.3 10 fil8GA 256 128 I		LC4256V-5FT256AI	256	3.3	5	ftBGA	256	128	I
LC4256V-5FT256BI 256 3.3 5 ftBGA 256 160 1		LC4256V-75FT256AI	256	3.3	7.5	ftBGA	256	128	I
LC4256V-75FT256BI 256 3.3 7.5 ftBGA 256 160 I		LC4256V-10FT256AI	256	3.3	10	ftBGA	256	128	I
LC4256V-10FT256BI 256 3.3 10 ftBGA 256 160 1		LC4256V-5FT256BI	256	3.3	5	ftBGA	256	160	I
LC4256V-5F256AI		LC4256V-75FT256BI	256	3.3	7.5	ftBGA	256	160	I
LC4256V-75F256AI		LC4256V-10FT256BI	256	3.3	10	ftBGA	256	160	I
LC4256V-10F256AI' 256		LC4256V-5F256AI ¹	256	3.3	5	fpBGA	256	128	I
LC4256V-5F256BI		LC4256V-75F256AI ¹	256	3.3	7.5	fpBGA	256	128	I
LC4256V LC4256V-75F256Bl 256 3.3 7.5 fpBGA 256 160 1 LC4256V-10F256Bl 256 3.3 10 fpBGA 256 160 1 LC4256V-51776l 256 3.3 5 TOFP 176 128 1 LC4256V-51776l 256 3.3 7.5 TOFP 176 128 1 LC4256V-10T176l 256 3.3 10 TOFP 176 128 1 LC4256V-10T176l 256 3.3 10 TOFP 176 128 1 LC4256V-51144l 256 3.3 5 TOFP 176 128 1 LC4256V-51144l 256 3.3 7.5 TOFP 144 96 1 LC4256V-10T144l 256 3.3 10 TOFP 144 96 1 LC4256V-10T144l 256 3.3 10 TOFP 144 96 1 LC4256V-75T100l 256 3.3 7.5 TOFP 100 64 1 LC4256V-10T100l 256 3.3 7.5 TOFP 100 64 1 LC4256V-10T100l 256 3.3 10 TOFP 100 64 1 LC4384V-75F1256l 384 3.3 5 ftBGA 256 192 1 LC4384V-75F256l 384 3.3 7.5 ftBGA 256 192 1 LC4384V-10F1256l 384 3.3 7.5 ftBGA 256 192 1 LC4384V-10F1256l 384 3.3 7.5 ftBGA 256 192 1 LC4384V-57176l 384 3.3 7.5 ftBGA 256 192 1 LC4384V-57176l 384 3.3 7.5 ftBGA 256 192 1 LC4384V-57176l 384 3.3 7.5 ftBGA 256 208 1 LC4512V-57E256l 512 3.3 5 ftBGA 256 208 1 L		LC4256V-10F256AI ¹	256	3.3	10	fpBGA	256	128	I
LC4256V-10F256BI		LC4256V-5F256BI ¹	256	3.3	5	fpBGA	256	160	I
LC4256V-5T176 256 3.3 5 TQFP 176 128 I	LC4256V	LC4256V-75F256BI ¹	256	3.3	7.5	fpBGA	256	160	I
LC4256V-75T176 256 3.3 7.5 TQFP 176 128 I		LC4256V-10F256BI ¹	256	3.3	10	fpBGA	256	160	I
LC4256V-10T176 256 3.3 10 TQFP 176 128		LC4256V-5T176I	256	3.3	5	TQFP	176	128	I
LC4256V-5T144I		LC4256V-75T176I	256	3.3	7.5	TQFP	176	128	I
LC4256V-75T144 256 3.3 7.5 TQFP 144 96 1		LC4256V-10T176I	256	3.3	10	TQFP	176	128	I
LC4256V-10T144I		LC4256V-5T144I	256	3.3	5	TQFP	144	96	I
LC4256V-5T100I 256 3.3 5 TQFP 100 64 I		LC4256V-75T144I	256	3.3	7.5	TQFP	144	96	I
LC4256V-75T100I 256 3.3 7.5 TQFP 100 64 I		LC4256V-10T144I	256	3.3	10	TQFP	144	96	I
LC4256V-10T100I 256 3.3 10 TQFP 100 64 I		LC4256V-5T100I	256	3.3	5	TQFP	100	64	I
LC4384V-5FT256 384 3.3 5 ftBGA 256 192 1		LC4256V-75T100I	256	3.3	7.5	TQFP	100	64	I
LC4384V-75FT256 384 3.3 7.5 ftBGA 256 192 LC4384V-10FT256 384 3.3 10 ftBGA 256 192 LC4384V-5F256 384 3.3 5 fpBGA 256 192 LC4384V-75F256 384 3.3 7.5 fpBGA 256 192 LC4384V-10F256 384 3.3 7.5 fpBGA 256 192 LC4384V-10F256 384 3.3 7.5 fpBGA 256 192 LC4384V-10F256 384 3.3 10 fpBGA 256 192 LC4384V-5T176 384 3.3 5 TQFP 176 128 LC4384V-75T176 384 3.3 7.5 TQFP 176 128 LC4384V-10T176 384 3.3 7.5 TQFP 176 128 LC4384V-10T176 384 3.3 10 TQFP 176 128 LC4512V-5FT256 512 3.3 5 ftBGA 256 208 LC4512V-75FT256 512 3.3 7.5 ftBGA 256 208 LC4512V-10FT256 512 3.3 7.5 ftBGA 256 208 LC4512V-10FT256 512 3.3 5 fpBGA 256 208 LC4512V-75F256 512 3.3 7.5 fpBGA 256 208 LC4512V-75F256 512 3.3 7.5 fpBGA 256 208 LC4512V-10F256 512 3.3 7.5 fpBG		LC4256V-10T100I	256	3.3	10	TQFP	100	64	I
LC4384V-10FT256I 384 3.3 10 ftBGA 256 192 I LC4384V-5F256I¹ 384 3.3 5 fpBGA 256 192 I LC4384V-75F256I¹ 384 3.3 7.5 fpBGA 256 192 I LC4384V-10F256I¹ 384 3.3 10 fpBGA 256 192 I LC4384V-5T176I 384 3.3 5 TQFP 176 128 I LC4384V-75T176I 384 3.3 7.5 TQFP 176 128 I LC4384V-10T176I 384 3.3 10 TQFP 176 128 I LC4384V-10T176I 384 3.3 5 ftBGA 256 208 I LC4512V-5FT256I 512 3.3 5 ftBGA 256 208 I LC4512V-75F256I¹ 512 3.3 5 fpBGA 256 208 I LC4512V-75F256I¹ 512 3.3 5 fpBGA 256 208 I LC4512V-75F256I¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-10F256I¹ 512 3.3 5 fpBGA 256 208 I LC4512V-10F256I¹ 512 3.3 5 fpBGA 256 208 I LC4512V-10F256I¹ 512 3.3 5 fpBGA 256 208 I LC4512V-5F176I 512 3.3 5 TQFP 176 128 I LC4512V-5T176I 512 3.3 5 TQFP 176 128 I		LC4384V-5FT256I	384	3.3	5	ftBGA	256	192	I
LC4384V-5F256l ¹ 384 3.3 5 fpBGA 256 192 I LC4384V-75F256l ¹ 384 3.3 7.5 fpBGA 256 192 I LC4384V-10F256l ¹ 384 3.3 10 fpBGA 256 192 I LC4384V-5T176l 384 3.3 5 TQFP 176 128 I LC4384V-10T176l 384 3.3 7.5 TQFP 176 128 I LC4384V-10T176l 384 3.3 10 TQFP 176 128 I LC4384V-10T176l 384 3.3 5 ftBGA 256 208 I LC4512V-5FT256l 512 3.3 7.5 ftBGA 256 208 I LC4512V-75FT256l 512 3.3 5 fpBGA 256 208 I LC4512V-10FT256l 512 3.3 5 fpBGA 256 208 I LC4512V-75F256l ¹ 512 3.3 5 fpBGA 256 208 I LC4512V-75F256l ¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-10F256l ¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-10F256l ¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-10F256l ¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-10F256l ¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-10F256l ¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-75F256l ¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-75F256l ¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-75F256l ¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-75F256l ¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-75F256l ¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-75F256l ¹ 512 3.3 7.5 fpBGA 256 208 I		LC4384V-75FT256I	384	3.3	7.5	ftBGA	256	192	I
LC4384V LC4384V-75F256l¹ 384 3.3 7.5 fpBGA 256 192 I LC4384V-10F256l¹ 384 3.3 10 fpBGA 256 192 I LC4384V-5T176l 384 3.3 5 TQFP 176 128 I LC4384V-75T176l 384 3.3 7.5 TQFP 176 128 I LC4384V-10T176l 384 3.3 10 TQFP 176 128 I LC4512V-5FT256l 512 3.3 5 ftBGA 256 208 I LC4512V-75FT256l 512 3.3 7.5 ftBGA 256 208 I LC4512V-10FT256l 512 3.3 10 ftBGA 256 208 I LC4512V-75F256l¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-75F256l¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-75F25		LC4384V-10FT256I	384	3.3	10	ftBGA	256	192	I
LC4384V-10F256l ¹ 384 3.3 10 fpBGA 256 192 I		LC4384V-5F256I ¹	384	3.3	5	fpBGA	256	192	I
LC4384V-5T176I 384 3.3 5 TQFP 176 128 I LC4384V-75T176I 384 3.3 7.5 TQFP 176 128 I LC4384V-10T176I 384 3.3 10 TQFP 176 128 I LC4512V-5FT256I 512 3.3 5 ftBGA 256 208 I LC4512V-75FT256I 512 3.3 7.5 ftBGA 256 208 I LC4512V-10FT256I 512 3.3 10 ftBGA 256 208 I LC4512V-5F256I¹ 512 3.3 5 fpBGA 256 208 I LC4512V-75F256I¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-10F256I¹ 512 3.3 10 fpBGA 256 208 I LC4512V-5T176I 512 3.3 5 TQFP 176 128 I LC4512V-75T176I 512 3.3 7.5 TQFP 176 128 I	LC4384V	LC4384V-75F256I ¹	384	3.3	7.5	fpBGA	256	192	I
LC4384V-75T176I 384 3.3 7.5 TQFP 176 128 I LC4384V-10T176I 384 3.3 10 TQFP 176 128 I LC4512V-5FT256I 512 3.3 5 ftBGA 256 208 I LC4512V-75FT256I 512 3.3 7.5 ftBGA 256 208 I LC4512V-10FT256I 512 3.3 10 ftBGA 256 208 I LC4512V-5F256I¹ 512 3.3 5 fpBGA 256 208 I LC4512V-75F256I¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-10F256I¹ 512 3.3 10 fpBGA 256 208 I LC4512V-10F256I¹ 512 3.3 10 fpBGA 256 208 I LC4512V-5T176I 512 3.3 5 TQFP 176 128 I LC4512V-75T176I 512 3.3 7.5 TQFP 176 128 I		LC4384V-10F256I ¹	384	3.3	10	fpBGA	256	192	I
LC4384V-10T176 384 3.3 10 TQFP 176 128 I		LC4384V-5T176I	384	3.3	5	TQFP	176	128	I
LC4512V-5FT256I 512 3.3 5 ftBGA 256 208 I LC4512V-75FT256I 512 3.3 7.5 ftBGA 256 208 I LC4512V-10FT256I 512 3.3 10 ftBGA 256 208 I LC4512V-5F256I 512 3.3 5 fpBGA 256 208 I LC4512V-75F256I 512 3.3 7.5 fpBGA 256 208 I LC4512V-75F256I 512 3.3 7.5 fpBGA 256 208 I LC4512V-10F256I 512 3.3 10 fpBGA 256 208 I LC4512V-10F256I 512 3.3 5 TQFP 176 128 I LC4512V-75T176I 512 3.3 7.5 TQFP 176 128 I		LC4384V-75T176I	384	3.3	7.5	TQFP	176	128	I
LC4512V-75FT256I 512 3.3 7.5 ftBGA 256 208 I LC4512V-10FT256I 512 3.3 10 ftBGA 256 208 I LC4512V-5F256I ¹ 512 3.3 5 fpBGA 256 208 I LC4512V-75F256I ¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-75F256I ¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-10F256I ¹ 512 3.3 10 fpBGA 256 208 I LC4512V-5T176I 512 3.3 5 TQFP 176 128 I LC4512V-75T176I 512 3.3 7.5 TQFP 176 128 I		LC4384V-10T176I	384	3.3	10	TQFP	176	128	I
LC4512V-10FT256I 512 3.3 10 ftBGA 256 208 I LC4512V-5F256I ¹ 512 3.3 5 fpBGA 256 208 I LC4512V-75F256I ¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-10F256I ¹ 512 3.3 10 fpBGA 256 208 I LC4512V-10F256I ¹ 512 3.3 5 TQFP 176 128 I LC4512V-75T176I 512 3.3 7.5 TQFP 176 128 I		LC4512V-5FT256I	512	3.3	5	ftBGA	256	208	I
LC4512V-5F256l ¹ 512 3.3 5 fpBGA 256 208 I LC4512V-75F256l ¹ 512 3.3 7.5 fpBGA 256 208 I LC4512V-10F256l ¹ 512 3.3 10 fpBGA 256 208 I LC4512V-5T176l 512 3.3 5 TQFP 176 128 I LC4512V-75T176l 512 3.3 7.5 TQFP 176 128 I		LC4512V-75FT256I	512	3.3	7.5	ftBGA	256	208	I
LC4512V		LC4512V-10FT256I	512	3.3	10	ftBGA	256	208	I
LC4512V-10F256l¹ 512 3.3 10 fpBGA 256 208 I LC4512V-5T176l 512 3.3 5 TQFP 176 128 I LC4512V-75T176l 512 3.3 7.5 TQFP 176 128 I		LC4512V-5F256I ¹	512	3.3	5	fpBGA	256	208	I
LC4512V-5T176I 512 3.3 5 TQFP 176 128 I LC4512V-75T176I 512 3.3 7.5 TQFP 176 128 I	LC4512V	LC4512V-75F256I ¹	512	3.3	7.5	fpBGA	256	208	I
LC4512V-75T176I 512 3.3 7.5 TQFP 176 128 I		LC4512V-10F256I1	512	3.3	10	fpBGA	256	208	I
		LC4512V-5T176I	512	3.3	5	TQFP	176	128	I
LC4512V-10T176I 512 3.3 10 TQFP 176 128 I		LC4512V-75T176I	512	3.3	7.5	TQFP	176	128	I
		LC4512V-10T176I	512	3.3	10	TQFP	176	128	I

Use ftBGA package. fpBGA package devices have been discontinued via PCN#14A-07.

Lead-Free Packaging

ispMACH 4000Z (Zero Power, 1.8V) Lead-Free Commercial Devices

Device	Part Number	Macrocells	Voltage	t _{PD}	Package	Pin/Ball Count	I/O	Grade
	LC4032ZC-35MN56C	32	1.8	3.5	Lead-free csBGA	56	32	С
	LC4032ZC-5MN56C	32	1.8	5	Lead-free csBGA	56	32	С
LC4032ZC	LC4032ZC-75MN56C	32	1.8	7.5	Lead-free csBGA	56	32	С
LU4032ZU	LC4032ZC-35TN48C	32	1.8	3.5	Lead-free TQFP	48	32	С
	LC4032ZC-5TN48C	32	1.8	5	Lead-free TQFP	48	32	С
	LC4032ZC-75TN48C	32	1.8	7.5	Lead-free TQFP	48	32	С
	LC4064ZC-37MN132C	64	1.8	3.7	Lead-free csBGA	132	64	С
	LC4064ZC-5MN132C	64	1.8	5	Lead-free csBGA	132	64	С
	LC4064ZC-75MN132C	64	1.8	7.5	Lead-free csBGA	132	64	С
	LC4064ZC-37TN100C	64	1.8	3.7	Lead-free TQFP	100	64	С
	LC4064ZC-5TN100C	64	1.8	5	Lead-free TQFP	100	64	С
LC4064ZC	LC4064ZC-75TN100C	64	1.8	7.5	Lead-free TQFP	100	64	С
LO40042C	LC4064ZC-37MN56C	64	1.8	3.7	Lead-free csBGA	56	32	С
	LC4064ZC-5MN56C	64	1.8	5	Lead-free csBGA	56	32	С
	LC4064ZC-75MN56C	64	1.8	7.5	Lead-free csBGA	56	32	С
	LC4064ZC-37TN48C	64	1.8	3.7	Lead-free TQFP	48	32	С
	LC4064ZC-5TN48C	64	1.8	5	Lead-free TQFP	48	32	С
	LC4064ZC-75TN48C	64	1.8	7.5	Lead-free TQFP	48	32	С
	LC4128ZC-42MN132C	128	1.8	4.2	Lead-free csBGA	132	96	С
LC4128ZC	LC4128ZC-75MN132C	128	1.8	7.5	Lead-free csBGA	132	96	С
LC41282C	LC4128ZC-42TN100C	128	1.8	4.2	Lead-free TQFP	100	64	С
	LC4128ZC-75TN100C	128	1.8	7.5	Lead-free TQFP	100	64	С
	LC4256ZC-45TN176C	256	1.8	4.5	Lead-free TQFP	176	128	С
	LC4256ZC-75TN176C	256	1.8	7.5	Lead-free TQFP	176	128	С
LC4256ZC	LC4256ZC-45MN132C	256	1.8	4.5	Lead-free csBGA	132	96	С
LU42302U	LC4256ZC-75MN132C	256	1.8	7.5	Lead-free csBGA	132	96	С
	LC4256ZC-45TN100C	256	1.8	4.5	Lead-free TQFP	100	64	С
	LC4256ZC-75TN100C	256	1.8	7.5	Lead-free TQFP	100	64	С

ispMACH 4000Z (Zero Power, 1.8V) Lead-Free Industrial Devices

Device	Part Number	Macrocells	Voltage	t _{PD}	Package	Pin/Ball Count	I/O	Grade
	LC4032ZC-5MN56I	32	1.8	5	Lead-free csBGA	56	32	I
LC4032ZC	LC4032ZC-75MN56I	32	1.8	7.5	Lead-free csBGA	56	32	I
LO403220	LC4032ZC-5TN48I	32	1.8	5	Lead-free TQFP	48	32	I
	LC4032ZC-75TN48I	32	1.8	7.5	Lead-free TQFP	48	32	I

Device	Part Number	Macrocells	Voltage	t _{PD}	Package	Pin/Ball Count	I/O	Grade
LC4032V	LC4032V-75TN48E	32	3.3	7.5	Lead-free TQFP	48	32	Е
	LC4032V-75TN44E	32	3.3	7.5	Lead-free TQFP	44	30	Е
LC4064V	LC4064V-75TN100E	64	3.3	7.5	Lead-free TQFP	100	64	Е
	LC4064V-75TN48E	64	3.3	7.5	Lead-free TQFP	48	32	Е
	LC4064V-75TN44E	64	3.3	7.5	Lead-free TQFP	44	30	Е
LC4128V	LC4128V-75TN144E	128	3.3	7.5	Lead-free TQFP	144	96	Е
	LC4128V-75TN128E	128	3.3	7.5	Lead-free TQFP	128	92	Е
	LC4128V-75TN100E	128	3.3	7.5	Lead-free TQFP	100	64	Е
LC4256V	LC4256V-75TN176E	256	3.3	7.5	Lead-free TQFP	176	128	Е
	LC4256V-75TN144E	256	3.3	7.5	Lead-free TQFP	144	96	Е
	LC4256V-75TN100E	256	3.3	7.5	Lead-free TQFP	100	64	E

For Further Information

In addition to this data sheet, the following technical notes may be helpful when designing with the ispMACH 4000V/B/C/Z family:

- TN1004, ispMACH 4000 Timing Model Design and Usage Guidelines
- TN1005, Power Estimation in ispMACH 4000V/B/C/Z Devices

Revision History

Date	Version	Change Summary		
_	_	Previous Lattice releases.		
July 2003	17z	Changed device status for LC4064ZC and LC4128ZC to production release and updated/added AC and DC parameters as well as ordering part numbers for LC4064ZC and LC4128ZC devices.		
		Improved leakage current specifications for ispMACH 4000Z. For ispMACH 4000V/B/C IIL, IIH condition now includes 0V and 3.6V end points ($0 \le VIN \le 3.6V$).		
		Added 132-ball chip scale BGA power supply and NC connections.		
		Added 132-ball chip scale BGA logic signal connections for LC4064ZC, LC4128ZC and LC4256ZC devices.		
		Added lead-free package designators.		
October 2003	18z	Hot socketing characteristics footnote 1. has been enhanced; Insensitive to sequence of VCC or VCCO. However, assumes monotonic rise/fall rates for Vcc and Vcco, provided (VIN - VCCO) \leq 3.6V.		
		Improved LC4064ZC t_S to 2.5ns, t_{ST} to 2.7ns and f_{MAX} (Ext.) to 175MHz, LC4128ZC t_{CO} to 3.5ns and f_{MAX} (Ext.) to 161MHz (version v.2.1).		
		Improved associated internal timing numbers and timing adders (version v.2.1).		
		Added ispMACH 4000V/B/C/Z ORP Reference Tables.		
		Enhanced ORP information in device pinout tables consistent with the ORP Combinations for I/O Blocks tables (table 6, 7, 8 and 9 in page 9-11).		
		Corrected GLB/MC/Pad information in the 256-fpBGA pinouts for the LC4256V/B/C 160-I/O version.		
		Added the ispMACH 4000 Family Speed Grade Offering table.		
		Added the ispMACH 4128ZC Industrial and Automotive Device OPNs		
December 2003	19z	Added the ispMACH 4032ZC and 4064ZC Industrial and Automotive Device OPNs		

Revision History (Cont.)

Date	Version	Change Summary			
January 2004	20z	ispMACH 4000Z data sheet status changed from preliminary to final. Documents production release of the ispMACH 4256Z device.			
		Added new feature - ispMACH 4000Z supports operation down to 1.6V.			
		Added lead-free packaging ordering part numbers for the ispMACH 4000Z/C/V devices.			
April 2004	21z	Updated I $_{PU}$ (I/O Weak Pull-up Resistor Current) max. specification for the ispMACH 4000V/B/C; -150 μ A to -200 μ A.			
November 2004	22z	Added User Electronic Signature section.			
		Added ispMACH 4000B (2.5V) Lead-Free Ordering Part Numbers.			
December 2004	22z.1	Updated Further Information section.			
February 2006	22z.2	Clarification to ispMACH 4000Z Input Leakage (I _{IH}) specification.			
March 2007	22.3	Updated ispMACH 4000 Introduction section.			
		Updated Signal Descriptions table.			
June 2007	22.4	Updated Features bullets to include reference to "LA" automotive data sheet under the "Broad Device Offering" bullet.			
		Added footnote 1 to Part Number Description to reference the "LA" automotive data sheet.			
		Changed device temperature references from 'Automotive' to "Extended Temperature" for non-AEC-Q100 qualified devices.			
November 2007	23.0	Added 256-ftBGA package Ordering Part Number information per PCN#14A-07.			
May 2009	23.1	Correction to $t_{\rm CW}$, $t_{\rm GW}$, $t_{\rm WIR}$ and $f_{\rm MAX}$ parameters in ispMACH 4000Z External Switching Characteristics table.			
		Correction to t_{CW} , t_{GW} , t_{WIR} and f_{MAX} parameters in ispMACH 4000V/B/C External Switching Characteristics table.			