## E. Lattice Semiconductor Corporation - <u>LC4256V-75TN100E Datasheet</u>



Welcome to E-XFL.COM

#### Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

#### **Applications of Embedded - CPLDs**

#### Details

Product Status	Active
Programmable Type	In System Programmable
Delay Time tpd(1) Max	7.5 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	16
Number of Macrocells	256
Number of Gates	-
Number of I/O	64
Operating Temperature	-40°C ~ 130°C (TJ)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4256v-75tn100e

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	ispMACH 4032ZC	ispMACH 4064ZC	ispMACH 4128ZC	ispMACH 4256ZC
Macrocells	32	64	128	256
I/O + Dedicated Inputs	32+4/32+4	32+4/32+12/ 64+10/64+10	64+10/96+4	64+10/96+6/ 128+4
t <sub>PD</sub> (ns)	3.5	3.7	4.2	4.5
t <sub>S</sub> (ns)	2.2	2.5	2.7	2.9
t <sub>CO</sub> (ns)	3.0	3.2	3.5	3.8
f <sub>MAX</sub> (MHz)	267	250	220	200
Supply Voltage (V)	1.8	1.8	1.8	1.8
Max. Standby Icc (µA)	20	25	35	55
Pins/Package	48 TQFP 56 csBGA	48 TQFP 56 csBGA 100 TQFP 132 csBGA	100 TQFP 132csBGA	100 TQFP 132 csBGA 176 TQFP

#### Table 2. ispMACH 4000Z Family Selection Guide

### ispMACH 4000 Introduction

The high performance ispMACH 4000 family from Lattice offers a SuperFAST CPLD solution. The family is a blend of Lattice's two most popular architectures: the ispLSI<sup>®</sup> 2000 and ispMACH 4A. Retaining the best of both families, the ispMACH 4000 architecture focuses on significant innovations to combine the highest performance with low power in a flexible CPLD family.

The ispMACH 4000 combines high speed and low power with the flexibility needed for ease of design. With its robust Global Routing Pool and Output Routing Pool, this family delivers excellent First-Time-Fit, timing predictability, routing, pin-out retention and density migration.


The ispMACH 4000 family offers densities ranging from 32 to 512 macrocells. There are multiple density-I/O combinations in Thin Quad Flat Pack (TQFP), Chip Scale BGA (csBGA) and Fine Pitch Thin BGA (ftBGA) packages ranging from 44 to 256 pins/balls. Table 1 shows the macrocell, package and I/O options, along with other key parameters.

The ispMACH 4000 family has enhanced system integration capabilities. It supports 3.3V (4000V), 2.5V (4000B) and 1.8V (4000C/Z) supply voltages and 3.3V, 2.5V and 1.8V interface voltages. Additionally, inputs can be safely driven up to 5.5V when an I/O bank is configured for 3.3V operation, making this family 5V tolerant. The ispMACH 4000 also offers enhanced I/O features such as slew rate control, PCI compatibility, bus-keeper latches, pull-up resistors, pull-down resistors, open drain outputs and hot socketing. The ispMACH 4000 family members are 3.3V/ 2.5V/1.8V in-system programmable through the IEEE Standard 1532 interface. IEEE Standard 1149.1 boundary scan testing capability also allows product testing on automated test equipment. The 1532 interface signals TCK, TMS, TDI and TDO are referenced to  $V_{CC}$  (logic core).

### Overview

The ispMACH 4000 devices consist of multiple 36-input, 16-macrocell Generic Logic Blocks (GLBs) interconnected by a Global Routing Pool (GRP). Output Routing Pools (ORPs) connect the GLBs to the I/O Blocks (IOBs), which contain multiple I/O cells. This architecture is shown in Figure 1.





The I/Os in the ispMACH 4000 are split into two banks. Each bank has a separate I/O power supply. Inputs can support a variety of standards independent of the chip or bank power supply. Outputs support the standards compatible with the power supply provided to the bank. Support for a variety of standards helps designers implement designs in mixed voltage environments. In addition, 5V tolerant inputs are specified within an I/O bank that is connected to  $V_{CCO}$  of 3.0V to 3.6V for LVCMOS 3.3, LVTTL and PCI interfaces.


## ispMACH 4000 Architecture

There are a total of two GLBs in the ispMACH 4032, increasing to 32 GLBs in the ispMACH 4512. Each GLB has 36 inputs. All GLB inputs come from the GRP and all outputs from the GLB are brought back into the GRP to be connected to the inputs of any other GLB on the device. Even if feedback signals return to the same GLB, they still must go through the GRP. This mechanism ensures that GLBs communicate with each other with consistent and predictable delays. The outputs from the GLB are also sent to the ORP. The ORP then sends them to the associated I/O cells in the I/O block.

#### **Generic Logic Block**

The ispMACH 4000 GLB consists of a programmable AND array, logic allocator, 16 macrocells and a GLB clock generator. Macrocells are decoupled from the product terms through the logic allocator and the I/O pins are decoupled from macrocells through the ORP. Figure 2 illustrates the GLB.

#### Figure 2. Generic Logic Block



#### **AND Array**

The programmable AND Array consists of 36 inputs and 83 output product terms. The 36 inputs from the GRP are used to form 72 lines in the AND Array (true and complement of the inputs). Each line in the array can be connected to any of the 83 output product terms via a wired-AND. Each of the 80 logic product terms feed the logic allocator with the remaining three control product terms feeding the Shared PT Clock, Shared PT Initialization and Shared PT OE. The Shared PT Clock and Shared PT Initialization signals can optionally be inverted before being fed to the macrocells.

Every set of five product terms from the 80 logic product terms forms a product term cluster starting with PT0. There is one product term cluster for every macrocell in the GLB. Figure 3 is a graphical representation of the AND Array.

- LVTTL
- LVCMOS 1.8
- LVCMOS 3.3
- 3.3V PCI Compatible
- LVCMOS 2.5

All of the I/Os and dedicated inputs have the capability to provide a bus-keeper latch, Pull-up Resistor or Pull-down Resistor. A fourth option is to provide none of these. The selection is done on a global basis. The default in both hardware and software is such that when the device is erased or if the user does not specify, the input structure is configured to be a Pull-up Resistor.


Each ispMACH 4000 device I/O has an individually programmable output slew rate control bit. Each output can be individually configured for fast slew or slow slew. The typical edge rate difference between fast and slow slew setting is 20%. For high-speed designs with long, unterminated traces, the slow-slew rate will introduce fewer reflections, less noise and keep ground bounce to a minimum. For designs with short traces or well terminated lines, the fast slew rate can be used to achieve the highest speed.

### **Global OE Generation**

Most ispMACH 4000 family devices have a 4-bit wide Global OE Bus, except the ispMACH 4032 device that has a 2-bit wide Global OE Bus. This bus is derived from a 4-bit internal global OE PT bus and two dual purpose I/O or GOE pins. Each signal that drives the bus can optionally be inverted.

Each GLB has a block-level OE PT that connects to all bits of the Global OE PT bus with four fuses. Hence, for a 256-macrocell device (with 16 blocks), each line of the bus is driven from 16 OE product terms. Figures 9 and 10 show a graphical representation of the global OE generation.





## IEEE 1532-Compliant In-System Programming

Programming devices in-system provides a number of significant benefits including: rapid prototyping, lower inventory levels, higher quality and the ability to make in-field modifications. All ispMACH 4000 devices provide In-System Programming (ISP<sup>™</sup>) capability through the Boundary Scan Test Access Port. This capability has been implemented in a manner that ensures that the port remains complaint to the IEEE 1149.1 standard. By using IEEE 1149.1 as the communication interface through which ISP is achieved, users get the benefit of a standard, welldefined interface. All ispMACH 4000 devices are also compliant with the IEEE 1532 standard.

The ispMACH 4000 devices can be programmed across the commercial temperature and voltage range. The PCbased Lattice software facilitates in-system programming of ispMACH 4000 devices. The software takes the JEDEC file output produced by the design implementation software, along with information about the scan chain, and creates a set of vectors used to drive the scan chain. The software can use these vectors to drive a scan chain via the parallel port of a PC. Alternatively, the software can output files in formats understood by common automated test equipment. This equipment can then be used to program ispMACH 4000 devices during the testing of a circuit board.

### **User Electronic Signature**

The User Electronic Signature (UES) allows the designer to include identification bits or serial numbers inside the device, stored in E<sup>2</sup>CMOS memory. The ispMACH 4000 device contains 32 UES bits that can be configured by the user to store unique data such as ID codes, revision numbers or inventory control codes.

## **Security Bit**

A programmable security bit is provided on the ispMACH 4000 devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by a device programmer, securing proprietary designs from competitors. Programming and verification are also defeated by the security bit. The bit can only be reset by erasing the entire device.

## Hot Socketing

The ispMACH 4000 devices are well-suited for applications that require hot socketing capability. Hot socketing a device requires that the device, during power-up and down, can tolerate active signals on the I/Os and inputs without being damaged. Additionally, it requires that the effects of I/O pin loading be minimal on active signals. The isp-MACH 4000 devices provide this capability for input voltages in the range 0V to 3.0V.

## **Density Migration**

The ispMACH 4000 family has been designed to ensure that different density devices in the same package have the same pin-out. Furthermore, the architecture ensures a high success rate when performing design migration from lower density parts to higher density parts. In many cases, it is possible to shift a lower utilization design targeted for a high density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case.

## I/O DC Electrical Characteristics

over recommended operating containents											
		V <sub>IL</sub>	V <sub>IH</sub>		V <sub>OL</sub>	V <sub>OH</sub>	I <sub>OL</sub> <sup>1</sup>	I <sub>OH</sub> <sup>1</sup>			
Standard	Min (V)	Max (V)	Min (V)	Max (V)	Max (V)	Min (V)	(mĀ)	(mA)			
LVTTL	-0.3	0.80	2.0	5.5	0.40	V <sub>CCO</sub> - 0.40	8.0	-4.0			
	-0.5	0.00	2.0	5.5	0.20	V <sub>CCO</sub> - 0.20	0.1	-0.1			
LVCMOS 3.3	-0.3	0.80	2.0	5.5	0.40	V <sub>CCO</sub> - 0.40	8.0	-4.0			
200000000	-0.5	0.00	2.0	5.5	0.20	V <sub>CCO</sub> - 0.20	0.1	-0.1			
LVCMOS 2.5	-0.3	0.70	1.70	3.6	0.40	V <sub>CCO</sub> - 0.40	8.0	-4.0			
LV CIVIO 3 2.5	-0.3	0.70	1.70	5.0	0.20	V <sub>CCO</sub> - 0.20	0.1	-0.1			
LVCMOS 1.8	-0.3	0.63	1.17	3.6	0.40	V <sub>CCO</sub> - 0.45	2.0	-2.0			
(4000V/B)	-0.3	0.03	1.17	3.0	0.20	V <sub>CCO</sub> - 0.20	0.1	-0.1			
LVCMOS 1.8	-0.3	0.35 * V <sub>CC</sub>	0.65 * V <sub>CC</sub>	3.6	0.40	V <sub>CCO</sub> - 0.45	2.0	-2.0			
(4000C/Z)	-0.3	0.35 V <sub>CC</sub>	0.05 VCC	3.0	0.20	V <sub>CCO</sub> - 0.20	0.1	-0.1			
PCI 3.3 (4000V/B)	-0.3	1.08	1.5	5.5	0.1 V <sub>CCO</sub>	0.9 V <sub>CCO</sub>	1.5	-0.5			
PCI 3.3 (4000C/Z)	-0.3	0.3 * 3.3 * (V <sub>CC</sub> / 1.8)	0.5 * 3.3 * (V <sub>CC</sub> / 1.8)	5.5	0.1 V <sub>CCO</sub>	0.9 V <sub>CCO</sub>	1.5	-0.5			

#### **Over Recommended Operating Conditions**

 The average DC current drawn by I/Os between adjacent bank GND connections, or between the last GND in an I/O bank and the end of the I/O bank, as shown in the logic signals connection table, shall not exceed n\*8mA. Where n is the number of I/Os between bank GND connections or between the last GND in a bank and the end of a bank.

## ispMACH 4000V/B/C External Switching Characteristics (Cont.)

		-	5	-7	75	-1	0	
Parameter	Description <sup>1, 2, 3</sup>	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>PD</sub>	5-PT bypass combinatorial propagation delay	_	5.0	—	7.5	—	10.0	ns
t <sub>PD_MC</sub>	20-PT combinatorial propagation delay through macrocell	_	5.5	—	8.0	—	10.5	ns
t <sub>S</sub>	GLB register setup time before clock	3.0	—	4.5	—	5.5	—	ns
t <sub>ST</sub>	GLB register setup time before clock with T-type register	3.2	—	4.7	—	5.5	—	ns
t <sub>SIR</sub>	GLB register setup time before clock, input register path	1.2	—	1.7	—	1.7	—	ns
t <sub>SIRZ</sub>	GLB register setup time before clock with zero hold	2.2	—	2.7	—	2.7	—	ns
t <sub>H</sub>	GLB register hold time after clock	0.0	—	0.0	—	0.0	—	ns
t <sub>HT</sub>	GLB register hold time after clock with T-type register	0.0	—	0.0	—	0.0	—	ns
t <sub>HIR</sub>	GLB register hold time after clock, input register path	1.0	—	1.0	—	1.0	—	ns
t <sub>HIRZ</sub>	GLB register hold time after clock, input register path with zero hold	0.0	_	0.0	_	0.0	_	ns
t <sub>CO</sub>	GLB register clock-to-output delay	_	3.4	—	4.5	—	6.0	ns
t <sub>R</sub>	External reset pin to output delay	_	6.3	—	9.0	—	10.5	ns
t <sub>RW</sub>	External reset pulse duration	2.0	—	4.0	—	4.0	—	ns
t <sub>PTOE/DIS</sub>	Input to output local product term output enable/disable	_	7.0	—	9.0	—	10.5	ns
t <sub>GPTOE/DIS</sub>	Input to output global product term output enable/disable		9.0	—	10.3	—	12.0	ns
t <sub>GOE/DIS</sub>	Global OE input to output enable/disable		5.0	—	7.0	—	8.0	ns
t <sub>CW</sub>	Global clock width, high or low	2.2	—	2.8	—	4.0	—	ns
t <sub>GW</sub>	Global gate width low (for low transparent) or high (for high transparent)	2.2	_	2.8	_	4.0	_	ns
t <sub>WIR</sub>	Input register clock width, high or low	2.2	—	2.8	_	4.0		ns
f <sub>MAX</sub> <sup>4</sup>	Clock frequency with internal feedback	_	227		168	_	125	MHz
f <sub>MAX</sub> (Ext.)	Clock frequency with external feedback, $[1/(t_S + t_{CO})]$	_	156	—	111	—	86	MHz

#### **Over Recommended Operating Conditions**

 1. Timing numbers are based on default LVCMOS 1.8 I/O buffers. Use timing adjusters provided to calculate other standards.
 Timing v.3.2

 2. Measured using standard switching circuit, assuming GRP loading of 1 and 1 output switching.
 Timing v.3.2

3. Pulse widths and clock widths less than minimum will cause unknown behavior.

4. Standard 16-bit counter using GRP feedback.

## ispMACH 4000V/B/C Internal Timing Parameters

Parameter	Description	-2	2.5	-2	2.7	-3		-3	9.5	Units
In/Out Delay	•						•			••••••
t <sub>IN</sub>	Input Buffer Delay	_	0.60	_	0.60	_	0.70		0.70	ns
t <sub>GOE</sub>	Global OE Pin Delay		2.04		2.54	_	3.04		3.54	ns
t <sub>GCLK_IN</sub>	Global Clock Input Buffer Delay	_	0.78		1.28	_	1.28		1.28	ns
t <sub>BUF</sub>	Delay through Output Buffer	_	0.85		0.85	_	0.85		0.85	ns
t <sub>EN</sub>	Output Enable Time		0.96		0.96	_	0.96		0.96	ns
t <sub>DIS</sub>	Output Disable Time	_	0.96	_	0.96	_	0.96	_	0.96	ns
Routing/GLE	3 Delays									
t <sub>ROUTE</sub>	Delay through GRP	_	0.61		0.81	_	1.01		1.01	ns
t <sub>MCELL</sub>	Macrocell Delay	_	0.45		0.55	—	0.55		0.65	ns
t <sub>INREG</sub>	Input Buffer to Macrocell Register Delay	_	0.11	_	0.31	_	0.31	_	0.31	ns
t <sub>FBK</sub>	Internal Feedback Delay	_	0.00		0.00	—	0.00		0.00	ns
t <sub>PDb</sub>	5-PT Bypass Propagation Delay	—	0.44	—	0.44	—	0.44	—	0.94	ns
t <sub>PDi</sub>	Macrocell Propagation Delay	_	0.64	—	0.64	—	0.64	—	0.94	ns
Register/Late	ch Delays				•	•	•		•	
t <sub>S</sub>	D-Register Setup Time (Global Clock)	0.92	_	1.12	—	1.02	_	0.92	_	ns
t <sub>S_PT</sub>	D-Register Setup Time (Product Term Clock)	1.42	_	1.32	—	1.32	—	1.32	—	ns
t <sub>ST</sub>	T-Register Setup Time (Global Clock)	1.12	_	1.32	_	1.22	—	1.12	_	ns
t <sub>ST_PT</sub>	T-Register Setup Time (Product Term Clock)	1.42	_	1.32		1.32		1.32	_	ns
t <sub>H</sub>	D-Register Hold Time	0.88		0.68	—	0.98	_	1.08	—	ns
t <sub>HT</sub>	T-Register Hold Time	0.88		0.68	—	0.98	—	1.08	—	ns
t <sub>SIR</sub>	D-Input Register Setup Time (Global Clock)	0.82	_	1.37	—	1.27	—	1.27	_	ns
t <sub>SIR_PT</sub>	D-Input Register Setup Time (Product Term Clock)	1.45	_	1.45	_	1.45	_	1.45	_	ns
t <sub>HIR</sub>	D-Input Register Hold Time (Global Clock)	0.88	_	0.63	—	0.73	—	0.73	—	ns
t <sub>HIR_PT</sub>	D-Input Register Hold Time (Product Term Clock)	0.88	_	0.63	_	0.73	—	0.73	_	ns
t <sub>COi</sub>	Register Clock to Output/Feedback MUX Time	_	0.52	_	0.52	—	0.52	_	0.52	ns
t <sub>CES</sub>	Clock Enable Setup Time	2.25		2.25	—	2.25	—	2.25	—	ns
t <sub>CEH</sub>	Clock Enable Hold Time	1.88	—	1.88	—	1.88	—	1.88	—	ns
t <sub>SL</sub>	Latch Setup Time (Global Clock)	0.92	_	1.12	—	1.02	—	0.92	_	ns
t <sub>SL_PT</sub>	Latch Setup Time (Product Term Clock)	1.42	_	1.32	_	1.32	_	1.32	_	ns
t <sub>HL</sub>	Latch Hold Time	1.17	_	1.17	-	1.17	-	1.17	—	ns
t <sub>GOi</sub>	Latch Gate to Output/Feedback MUX Time	_	0.33	_	0.33	—	0.33	_	0.33	ns

#### **Over Recommended Operating Conditions**

## ispMACH 4000Z Internal Timing Parameters (Cont.)

**Over Recommended Operating Conditions** 

		-4	15	-5		-7	-75	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>PTOE</sub>	Macrocell PT OE Delay         —         2.50         —         2.70         —         2.00							ns
Note: Internal	Timing Parameters are not tested and are for reference only. Refer to	the timi	ing mode	l in this	data she	et for	Tir	ning v.2.2

Note: Internal Timing Parameters are not tested and are for reference only. Refer to the timing model in this data sheet for Timing further details.

## ispMACH 4000V/B/C Timing Adders<sup>1</sup>

Adder	Base		-2	25	-2	27	-	3	-35		
Туре	Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Optional Delay	Adders	•									
t <sub>INDIO</sub>	t <sub>INREG</sub>	Input register delay	—	0.95		1.00		1.00		1.00	ns
t <sub>EXP</sub>	t <sub>MCELL</sub>	Product term expander delay		0.33	—	0.33		0.33	—	0.33	ns
t <sub>ORP</sub>		Output routing pool delay		0.05	—	0.05		0.05	—	0.05	ns
t <sub>BLA</sub>	t <sub>ROUTE</sub>	Additional block loading adder		0.03	_	0.05		0.05	_	0.05	ns
t <sub>IOI</sub> Input Adjust	ers										
LVTTL_in	t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub>	Using LVTTL standard	_	0.60	_	0.60	_	0.60	_	0.60	ns
LVCMOS33_in	t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub>	Using LVCMOS 3.3 standard		0.60	_	0.60		0.60	—	0.60	ns
LVCMOS25_in	t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub>	Using LVCMOS 2.5 standard		0.60	_	0.60		0.60	—	0.60	ns
LVCMOS18_in	t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub>	Using LVCMOS 1.8 standard		0.00	_	0.00		0.00	_	0.00	ns
PCI_in	t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub>	Using PCI compatible input		0.60	_	0.60		0.60	_	0.60	ns
t <sub>IOO</sub> Output Adju	usters	•									
LVTTL_out	t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as TTL buffer	_	0.20	_	0.20	_	0.20	_	0.20	ns
LVCMOS33_out	t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 3.3V buffer		0.20	_	0.20		0.20	_	0.20	ns
LVCMOS25_out	t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 2.5V buffer		0.10	_	0.10		0.10	_	0.10	ns
LVCMOS18_out	t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 1.8V buffer	_	0.00	_	0.00	_	0.00	_	0.00	ns
PCI_out	t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as PCI compatible buffer	_	0.20	_	0.20	_	0.20	_	0.20	ns
Slow Slew	t <sub>BUF</sub> , t <sub>EN</sub>	Output configured for slow slew rate	_	1.00	_	1.00	_	1.00	_	1.00	ns

Timing v.3.2

Note: Open drain timing is the same as corresponding LVCMOS timing. 1. Refer to TN1004, <u>ispMACH 4000 Timing Model Design and Usage Guidelines</u> for information regarding use of these adders.

## ispMACH 4000V/B/C/Z Power Supply and NC Connections<sup>1</sup> (Cont.)

Signal	132-ball csBGA <sup>7</sup>	144-pin TQFP⁴	176-pin TQFP⁴	256-ball ftBGA/fpBGA <sup>2, 3, 7, 9</sup>
VCC	P1, A14, B7, N8	36, 57, 108, 129	42, 69, 88, 130, 157, 176	B2, B15, G8, G9, K8, K9, R2, R15
VCCO0 VCCO (Bank 0)	G3, P5, C1 <sup>8</sup> , M2 <sup>8</sup> , C5	3, 19, 34, 47, 136	4, 22, 40, 56, 166	D6, F4, H7, J7, L4, N6
VCCO1 VCCO (Bank 1)	M10, M14 <sup>8</sup> , H12, A10, C13 <sup>8</sup>	64, 75, 91, 106, 119	78, 92, 110, 128, 144	D11, F13, H10, J10, L13, N11
GND	B1, P2, N14, A13	1, 37, 73, 109	2, 46⁵, 65, 90, 134, 153	A1, A16, C6, C11, F3, F14, G7, G10, H8, H9, J8, J9, K7, K10, L3, L14, P6, P11, T1,
GND (Bank 0)	E2, K2, N4, B4	10, 18 <sup>6</sup> , 27, 46, 127, 137	13, 31, 55, 155, 167	T16
GND (Bank 1)	N11, K13, E13, B11	55, 65, 82, 90 <sup>6</sup> , 99, 118	67, 79, 101, 119, 143	
NC	<b>4064Z:</b> C1, C3, E1, E3, H2, J3, K1, M2, M4, N5, P7, P8, M8, P10, P11, P14, M12, K14, K12, G13, G14, E14, C13, B13, B10, C10, A7, B5, A5, A4, A1 <b>4128Z:</b> P8, A7	<b>4128V</b> : 17, 20, 38, 45, 72, 89, 92, 110, 117, 144 <b>4256V</b> : 18, 90	1, 43, 44, 45, 89, 131, 132, 133	<ul> <li>4256V/B/C, 128 I/O: A4, A5, A6, A11, A12, A13, A15, B5, B6, B11, B12, B14, C7, D1, D4, D5, D10, D12, D16, E1, E2, E4, E5, E7, E10, E13, E14, E15, E16, F1, F2, F15, F16, G1, G4, G5, G6, G12, G13, G14, J11, K3, K4, K15, L1, L2, L12, L15, L16, M1, M2, M3, M4, M5, M12, M13, M15, M16, N1, N2, N7, N10, N12, N14, P5, P12, R4, R5, R6, R11, R12, R16, T2, T4, T5, T6, T11, T12, T13, T15</li> <li>4256V/B/C, 160 I/O: A5, A12, A15, B5, B6, B11, B12, B14, D4, D5, D12, E1, E4, E5, E13, E15, E16, F1, F2, F15, G1, G5, G12, G14, L1, L2, L12, L15, L16, M1, M2, M3, M12, M16, N1, N12, N14, P5, R4, R5, R6, R11, R12, R16, T4, T5, T12, T15</li> <li>4384V/B/C: B5, B12, D5, D12, E1, E15, E16, F2, L12, M1, M2, M16, N12, R5, R12, T4</li> <li>4512V/B/C: None</li> </ul>
				4512V/B/C: None

1. All grounds must be electrically connected at the board level. However, for the purposes of I/O current loading, grounds are associated with the bank shown.

2. Internal GNDs and I/O GNDs (Bank 0/1) are connected inside package.

3. V<sub>CCO</sub> balls connect to two power planes within the package, one for V<sub>CCO0</sub> and one for V<sub>CCO1</sub>.

4. Pin orientation follows the conventional order from pin 1 marking of the top side view and counter-clockwise.

5. ispMACH 4384V/B/C pin 46 is tied to GND (Bank 0).

6. ispMACH 4128V only.

7. Pin orientation A1 starts from the upper left corner of the top side view with alphabetical order ascending vertically and numerical order ascending horizontally.

8. ispMACH 4128Z and 4256Z only. NC for ispMACH 4064Z.

9. Use 256 ftBGA package for all new designs. Refer to PCN#14A-07 for 256 fpBGA package discontinuance.

## ispMACH 4064V/B/C/Z, 4128V/B/C/Z, 4256V/B/C/Z Logic Signal Connections: 100-Pin TQFP (Cont.)

	Bank	ispMACH 40	64V/B/C/Z	ispMACH 41	28V/B/C/Z	ispMACH 42	256V/B/C/Z
Pin Number	Number	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP
83	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-
84	1	D3	D^3	H6	H^3	P12	P^3
85	1	D2	D^2	H4	H^2	P10	P^2
86	1	D1	D^1	H2	H^1	P6	P^1
87	1	D0/GOE1	D^0	H0/GOE1	H^0	P2/OE1	P^0
88	1	CLK3/I	-	CLK3/I	-	CLK3/I	-
89	0	CLK0/I	-	CLK0/I	-	CLK0/I	-
90	-	VCC	-	VCC	-	VCC	-
91	0	A0/GOE0	A^0	A0/GOE0	A^0	A2/GOE0	A^0
92	0	A1	A^1	A2	A^1	A6	A^1
93	0	A2	A^2	A4	A^2	A10	A^2
94	0	A3	A^3	A6	A^3	A12	A^3
95	0	VCCO (Bank 0)	-	VCCO (Bank 0)	-	VCCO (Bank 0)	-
96	0	GND (Bank 0)	-	GND (Bank 0)	-	GND (Bank 0)	-
97	0	A4	A^4	A8	A^4	B2	B^0
98	0	A5	A^5	A10	A^5	B6	B^1
99	0	A6	A^6	A12	A^6	B10	B^2
100	0	A7	A^7	A14	A^7	B12	B^3

\*This pin is input only.

## ispMACH 4128V/B/C Logic Signal Connections: 128-Pin TQFP

		ispMACH 41	28V/B/C		
Pin Number	Bank Number	GLB/MC/Pad	ORP		
1	0	GND	-		
2	0	TDI	-		
3	0	VCCO (Bank 0)	-		
4	0	B0	B^0		
5	0	B1	B^1		
6	0	B2	B^2		
7	0	B4	B^3		
8	0	B5	B^4		
9	0	B6	B^5		
10	0	GND (Bank 0)	-		
11	0	B8	B^6		
12	0	B9	B^7		
13	0	B10	B^8		
14	0	B12	B^9		
15	0	B13	B^10		
16	0	B14	B^11		
17	0	VCCO (Bank 0)	-		
18	0	C14	C^11		

# ispMACH 4256V/B/C/Z, 4384V/B/C, 4512V/B/C, Logic Signal Connections: 176-Pin TQFP (Cont.)

	Bank	ispMACH 42	56V/B/C/Z	ispMACH 43	84V/B/C	ispMACH 45	12V/B/C
Pin Number	Number	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP
60	0	H8	H^4	L8	L^4	P8	P^4
61	0	H6	H^3	L6	L^3	P6	P^3
62	0	H4	H^2	L4	L^2	P4	P^2
63	0	H2	H^1	L2	L^1	P2	P^1
64	0	H0	H^0	LO	L^0	P0	P^0
65	-	GND	-	GND	-	GND	-
66	0	CLK1/I	-	CLK1/I	-	CLK1/I	-
67	1	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-
68	1	CLK2/I	-	CLK2/I	-	CLK2/I	-
69	-	VCC	-	VCC	-	VCC	-
70	1	10	I^0	MO	M^0	AX0	AX^0
71	1	12	I^1	M2	M^1	AX2	AX^1
72	1	14	I^2	M4	M^2	AX4	AX^2
73	1	16	I^3	M6	M^3	AX6	AX^3
74	1	18	I^4	M8	M^4	AX8	AX^4
75	1	l10	I^5	M10	M^5	AX10	AX^5
76	1	l12	I^6	M12	M^6	AX12	AX^6
77	1	114	I^7	M14	M^7	AX14	AX^7
78	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-
79	1	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-
80	1	JO	J^0	NO	N^0	BX0	BX^0
81	1	J2	J^1	N2	N^1	BX2	BX^1
82	1	J4	J^2	N4	N^2	BX4	BX^2
83	1	J6	J^3	N6	N^3	BX6	BX^3
84	1	J8	J^4	N8	N^4	BX8	BX^4
85	1	J10	J^5	N10	N^5	BX10	BX^5
86	1	J12	J^6	N12	N^6	BX12	BX^6
87	1	J14	J^7	N14	N^7	BX14	BX^7
88	-	VCC	-	VCC	-	VCC	-
89	-	NC	-	NC	-	NC	-
90	-	GND	-	GND	-	GND	-
91	-	TMS	-	TMS	-	TMS	-
92	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-
93	1	K14	K^7	014	O^7	CX14	CX^7
94	1	K12	K^6	012	O^6	CX12	CX^6
95	1	K10	K^5	O10	O^5	CX10	CX^5
96	1	K8	K^4	O8	O^4	CX8	CX^4
97	1	K6	K^3	O6	O^3	CX6	CX^3
98	1	K4	K^2	O4	O^2	CX4	CX^2
99	1	K2	K^1	O2	O^1	CX2	CX^1
100	1	K0	K^0	O0	O^0	CX0	CX^0

# ispMACH 4256V/B/C/Z, 4384V/B/C, 4512V/B/C, Logic Signal Connections: 176-Pin TQFP (Cont.)

	Bank	ispMACH 42	56V/B/C/Z	ispMACH 4	384V/B/C	ispMACH 4	512V/B/C
Pin Number	Number	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP
101	1	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-
102	1	L14	L^7	AX14	AX^7	GX14	GX^7
103	1	L12	L^6	AX12	AX^6	GX12	GX^6
104	1	L10	L^5	AX10	AX^5	GX10	GX^5
105	1	L8	L^4	AX8	AX^4	GX8	GX^4
106	1	L6	L^3	AX6	AX^3	GX6	GX^3
107	1	L4	L^2	AX4	AX^2	GX4	GX^2
108	1	L2	L^1	AX2	AX^1	GX2	GX^1
109	1	LO	L^0	AX0	AX^0	GX0	GX^0
110	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-
111	1	MO	M^0	DX0	DX^0	JX0	JX^0
112	1	M2	M^1	DX2	DX^1	JX2	JX^1
113	1	M4	M^2	DX4	DX^2	JX4	JX^2
114	1	M6	M^3	DX6	DX^3	JX6	JX^3
115	1	M8	M^4	DX8	DX^4	JX8	JX^4
116	1	M10	M^5	DX10	DX^5	JX10	JX^5
117	1	M12	M^6	DX12	DX^6	JX12	JX^6
118	1	M14	M^7	DX14	DX^7	JX14	JX^7
119	1	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-
120	1	NO	N^0	FX0	FX^0	NX0	NX^0
121	1	N2	N^1	FX2	FX^1	NX2	NX^1
122	1	N4	N^2	FX4	FX^2	NX4	NX^2
123	1	N6	N^3	FX6	FX^3	NX6	NX^3
124	1	N8	N^4	FX8	FX^4	NX8	NX^4
125	1	N10	N^5	FX10	FX^5	NX10	NX^5
126	1	N12	N^6	FX12	FX^6	NX12	NX^6
127	1	N14	N^7	FX14	FX^7	NX14	NX^7
128	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-
129	-	TDO	-	TDO	-	TDO	-
130	-	VCC	-	VCC	-	VCC	-
131	-	NC	-	NC	-	NC	-
132	-	NC	-	NC	-	NC	-
133	-	NC	-	NC	-	NC	-
134	-	GND	-	GND	-	GND	-
135	1	O14	O^7	GX14	GX^7	OX14	OX^7
136	1	O12	O^6	GX12	GX^6	OX12	OX^6
137	1	O10	O^5	GX10	GX^5	OX10	OX^5
138	1	08	0^4	GX8	GX^4	OX8	OX^4
139	1	O6	O^3	GX6	GX^3	OX6	OX^3
140	1	04	0^2	GX4	GX^2	OX4	OX^2
141	1	02	0^1	GX2	GX^1	OX2	OX^1

# ispMACH 4256V/B/C, 4384V/B/C, 4512V/B/C Logic Signal Connections: 256-Ball ftBGA/fpBGA (Cont.)

Ball	I/O	ispMACH 4256 128-I/O	V/B/C	ispMACH 4256 160-I/O	V/B/C	ispMACH 4384	V/B/C	ispMACH 4512	V/B/C
Number	Bank	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP
R14	1	J10	J^5	J10	J^7	N10	N^5	BX10	BX^5
P13	1	J12	J^6	J12	J^8	N12	N^6	BX12	BX^6
N13	1	J14	J^7	J14	J~9	N14	N^7	BX14	BX^7
M12	1	NC	-	NC	-	P4	P^2	FX0	FX^0
T15	1	NC	-	NC	-	P6	P^3	FX2	FX^1
-	-	VCC	-	VCC	-	VCC	-	VCC	-
-	-	GND	-	GND	-	GND	-	GND	-
-	1	-	-	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-
P14	-	TMS	-	TMS	-	TMS	-	TMS	-
-	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-
L12	1	NC	-	NC	-	NC	-	FX4	FX^2
R16	1	NC	-	NC	-	P8	P^4	FX6	FX^3
N14	1	NC	-	NC	-	P10	P^5	FX8	FX^4
P15	1	K14	K^7	K14	K^9	O14	O^7	CX14	CX^7
L11	1	K12	K^6	K12	K^8	O12	O^6	CX12	CX^6
P16	1	K10	K^5	K10	K^7	O10	O^5	CX10	CX^5
K11	1	K8	K^4	K9	K^6	O8	O^4	CX8	CX^4
M14	1	K6	K^3	K8	K^5	O6	O^3	CX6	CX^3
K12	1	K4	K^2	K6	K^4	O4	O^2	CX4	CX^2
N15	1	K2	K^1	K4	K^3	O2	O^1	CX2	CX^1
N16	1	K0	K^0	K2	K^2	O0	O^0	CX0	CX^0
M15	1	NC	-	K1	K^1	BX6	BX^3	HX0	HX^0
M13	1	NC	-	K0	K^0	BX4	BX^2	HX4	HX^1
-	1	-	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-
-	1	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-
M16	1	NC	-	NC	-	NC	-	FX10	FX^5
L15	1	NC	-	NC	-	P12	P^6	FX12	FX^6
L16	1	NC	-	NC	-	P14	P^7	FX14	FX^7
J11	1	NC	-	L14	L^9	BX2	BX^1	HX8	HX^2
K15	1	NC	-	L12	L^8	BX0	BX^0	HX12	HX^3
J12	1	L14	L^7	L10	L^7	AX14	AX^7	GX14	GX^7
K13	1	L12	L^6	L9	L^6	AX12	AX^6	GX12	GX^6
K14	1	L10	L^5	L8	L^5	AX10	AX^5	GX10	GX^5
K16	1	L8	L^4	L6	L^4	AX8	AX^4	GX8	GX^4
J16	1	L6	L^3	L4	L^3	AX6	AX^3	GX6	GX^3
J15	1	L4	L^2	L2	L^2	AX4	AX^2	GX4	GX^2
H16	1	L2	L^1	L1	L^1	AX2	AX^1	GX2	GX^1
J13	1	LO	L^0	LO	L^0	AX0	AX^0	GX0	GX^0
-	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-
-	1	-	-	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-
J14	1	M0	M^0	MO	M^0	DX0	DX^0	JX0	JX^0

# ispMACH 4256V/B/C, 4384V/B/C, 4512V/B/C Logic Signal Connections: 256-Ball ftBGA/fpBGA (Cont.)

Ball	I/O	ispMACH 4256 128-I/O	V/B/C	ispMACH 4256 160-I/O	V/B/C	ispMACH 4384	V/B/C	ispMACH 4512	V/B/C
Number	Bank	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP
H15	1	M2	M^1	M1	M^1	DX2	DX^1	JX2	JX^1
H14	1	M4	M^2	M2	M^2	DX4	DX^2	JX4	JX^2
H13	1	M6	M^3	M4	M^3	DX6	DX^3	JX6	JX^3
G16	1	M8	M^4	M6	M^4	DX8	DX^4	JX8	JX^4
H12	1	M10	M^5	M8	M^5	DX10	DX^5	JX10	JX^5
G15	1	M12	M^6	M9	M^6	DX12	DX^6	JX12	JX^6
H11	1	M14	M^7	M10	M^7	DX14	DX^7	JX14	JX^7
F16	1	NC	-	M12	M^8	CX0	CX^0	IX0	IX^0
G13	1	NC	-	M14	M^9	CX2	CX^1	IX4	IX^1
G14	1	NC	-	NC	-	EX14	EX^7	KX0	KX^0
F15	1	NC	-	NC	-	EX12	EX^6	KX2	KX^1
E16	1	NC	-	NC	-	NC	-	KX4	KX^2
-	1	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-
-	1	-	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-
E15	1	NC	-	NC	-	NC	-	KX6	KX^3
G12	1	NC	-	NC	-	EX10	EX^5	KX8	KX^4
E13	1	NC	-	NC	-	EX8	EX^4	KX10	KX^5
D16	1	NC	-	N0	N^0	CX4	CX^2	IX8	IX^2
E14	1	NC	-	N1	N^1	CX6	CX^3	IX12	IX^3
G11	1	NO	N^0	N2	N^2	FX0	FX^0	NX0	NX^0
D15	1	N2	N^1	N4	N^3	FX2	FX^1	NX2	NX^1
F11	1	N4	N^2	N6	N^4	FX4	FX^2	NX4	NX^2
C16	1	N6	N^3	N8	N^5	FX6	FX^3	NX6	NX^3
F12	1	N8	N^4	N9	N^6	FX8	FX^4	NX8	NX^4
D14	1	N10	N^5	N10	N^7	FX10	FX^5	NX10	NX^5
C15	1	N12	N^6	N12	N^8	FX12	FX^6	NX12	NX^6
B16	1	N14	N^7	N14	N^9	FX14	FX^7	NX14	NX^7
-	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-
C14	-	TDO	-	TDO	-	TDO	-	TDO	-
-	-	VCC	-	VCC	-	VCC	-	VCC	-
-	-	GND	-	GND	-	GND	-	GND	-
-	1	-	-	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-
A15	1	NC	-	NC	-	EX6	EX^3	KX12	KX^6
B14	1	NC	-	NC	-	EX4	EX^2	KX14	KX^7
E12	1	O14	O^7	O14	O^9	GX14	GX^7	OX14	OX^7
A14	1	O12	O^6	O12	O^8	GX12	GX^6	OX12	OX^6
C13	1	O10	O^5	O10	O^7	GX10	GX^5	OX10	OX^5
D13	1	O8	0^4	O9	O^6	GX8	GX^4	OX8	OX^4
E11	1	O6	O^3	O8	O^5	GX6	GX^3	OX6	OX^3
B13	1	O4	O^2	O6	0^4	GX4	GX^2	OX4	OX^2
F10	1	O2	O^1	O4	O^3	GX2	GX^1	OX2	OX^1

Device	Part Number	Macrocells	Voltage	t <sub>PD</sub>	Package	Pin/Ball Count	I/O	Grade
	LC4064ZC-5MN132I	64	1.8	5	Lead-free csBGA	132	64	I
	LC4064ZC-75MN132I	64	1.8	7.5	Lead-free csBGA	132	64	I
	LC4064ZC-5TN100I	64	1.8	5	Lead-free TQFP	100	64	I
LC4064ZC	LC4064ZC-75TN100I	64	1.8	7.5	Lead-free TQFP	100	64	I
LC4004ZC	LC4064ZC-5MN56I	64	1.8	5	Lead-free csBGA	56	64 64 64	I
	LC4064ZC-75MN56I	64	1.8	7.5	Lead-free csBGA	56		I
	LC4064ZC-5TN48I	64	1.8	5	Lead-free TQFP	48		I
	LC4064ZC-75TN48I	64	1.8	7.5	Lead-free TQFP	48	32	I
LC4128ZC	LC4128ZC-75MN132I	128	1.8	7.5	Lead-free csBGA	132	96	I
LC41202C	LC4128ZC-75TN100I	128	1.8	7.5	Lead-free TQFP	100	64	I
	LC4256ZC-75TN176I	256	1.8	7.5	Lead-free TQFP	176	128	I
LC4256ZC	LC4256ZC-75MN132I	256	1.8	7.5	Lead-free csBGA	132	96	I
	LC4256ZC-75TN100I	256	1.8	7.5	Lead-free TQFP	100	64 64 64 32 32 32 32 32 96 64 128 96	I

#### ispMACH 4000Z (Zero Power, 1.8V) Lead-Free Industrial Devices (Cont.)

#### ispMACH 4000Z (Zero Power, 1.8V) Lead-Free Extended Temperature Devices

Device	Part Number	Macrocells	Voltage	t <sub>PD</sub>	Package	Pin/Ball Count	I/O	Grade
LC4032ZC	LC4032ZC-75TN48E	32	1.8	7.5	Lead-free TQFP	48	32	E
LC4064ZC	LC4064ZC-75TN100E	64	1.8	7.5	Lead-free TQFP	100	64	E
LC40042C	LC4064ZC-75TN48E	64	1.8	7.5	Lead-free TQFP	48	32	E
LC4128ZC	LC4128ZC-75TN100E	128	1.8	7.5	Lead-free TQFP	100	64	Е
LC4256ZC	LC4256ZC-75TN176E	256	1.8	7.5	Lead-free TQFP	176	128	Е
10423020	LC4256ZC-75TN100E	256	1.8	7.5	Lead-free TQFP	100	64	E

#### ispMACH 4000C (1.8V) Lead-Free Commercial Devices

Device	Part Number	Macrocells	Voltage	t <sub>PD</sub>	Package	Pin/Ball Count	I/O	Grade
	LC4032C-25TN48C	32	1.8	2.5	Lead-free TQFP	48	32	С
	LC4032C-5TN48C	32	1.8	5	Lead-free TQFP	48	32	С
LC4032C	LC4032C-75TN48C	32	1.8	7.5	Lead-free TQFP	48 32	32	С
L040320	LC4032C-25TN44C	32	1.8	2.5	Lead-free TQFP	44	30	С
	LC4032C-5TN44C	32	1.8	5	Lead-free TQFP	44	30	С
	LC4032C-75TN44C	32	1.8	7.5	Lead-free TQFP	44	30	С

Device	Part Number	Macrocells	Voltage	t <sub>PD</sub>	Package	Pin/Ball Count	I/O	Grade
	LC4064C-25TN100C	64	1.8	2.5	Lead-free TQFP	100	64	С
	LC4064C-5TN100C	64	1.8	5	Lead-free TQFP	100	64	С
	LC4064C-75TN100C	64	1.8	7.5	Lead-free TQFP	100	64	С
	LC4064C-25TN48C	64	1.8	2.5	Lead-free TQFP	48	32	С
LC4064C	LC4064C-5TN48C	64	1.8	5	Lead-free TQFP	48	32	С
	LC4064C-75TN48C	64	1.8	7.5	Lead-free TQFP	48	32	С
	LC4064C-25TN44C	64	1.8	2.5	Lead-free TQFP	44	30	С
	LC4064C-5TN44C	64	1.8	5	Lead-free TQFP	44	30	С
	LC4064C-75TN44C	64	1.8	7.5	Lead-free TQFP	44	30	С
	LC4128C-27TN128C	128	1.8	2.7	Lead-free TQFP	128	92	С
	LC4128C-5TN128C	128	1.8	5	Lead-free TQFP	128	92	С
1041000	LC4128C-75TN128C	128	1.8	7.5	Lead-free TQFP	128	I/O           64           64           32           32           32           32           30           30           92	С
LC4128C	LC4128C-27TN100C	128	1.8	2.7	Lead-free TQFP	100	64	С
	LC4128C-5TN100C	128	1.8	5	Lead-free TQFP	100	64	С
	LC4128C-75TN100C	128	1.8	7.5	Lead-free TQFP	100	64	С
	LC4256C-3FTN256AC	256	1.8	3	Lead-free ftBGA	256	128	С
	LC4256C-5FTN256AC	256	1.8	5	Lead-free ftBGA	256	128	С
	LC4256C-75FTN256AC	256	1.8	7.5	Lead-free ftBGA	256	128	С
	LC4256C-3FTN256BC	256	1.8	3	Lead-free ftBGA	256	160	С
	LC4256C-5FTN256BC	256	1.8	5	Lead-free ftBGA	256	64           64           32           32           32           30           30           30           92           92           64           64           128           128           160           160           160           128           1292           192           192           192           192           192	С
	LC4256C-75FTN256BC	256	1.8	7.5	Lead-free ftBGA	256		С
	LC4256C-3FN256AC1	256	1.8	3	Lead-free fpBGA	256		С
	LC4256C-5FN256AC1	256	1.8	5	Lead-free fpBGA	256	128	С
LC4256C	LC4256C-75FN256AC1	256	1.8	7.5	Lead-free fpBGA	256	128	С
L042500	LC4256C-3FN256BC1	256	1.8	3	Lead-free fpBGA	256	160	С
	LC4256C-5FN256BC1	256	1.8	5	Lead-free fpBGA	256	160	С
	LC4256C-75FN256BC1	256	1.8	7.5	Lead-free fpBGA	256	160	С
	LC4256C-3TN176C	256	1.8	3	Lead-free TQFP	176	128	С
	LC4256C-5TN176C	256	1.8	5	Lead-free TQFP	176	128	С
	LC4256C-75TN176C	256	1.8	7.5	Lead-free TQFP	176	128	С
	LC4256C-3TN100C	256	1.8	3	Lead-free TQFP	100	64         64         32         32         32         32         30         30         30         92         92         92         92         64         64         128         1292         192         192         192         128         128         128 </td <td>С</td>	С
	LC4256C-5TN100C	256	1.8	5	Lead-free TQFP	100	64	С
	LC4256C-75TN100C	256	1.8	7.5	Lead-free TQFP	100	64	С
	LC4384C-35FTN256C	384	1.8	3.5	Lead-free ftBGA	256	192	С
	LC4384C-5FTN256C	384	1.8	5	Lead-free ftBGA	256	192	С
	LC4384C-75FTN256C	384	1.8	7.5	Lead-free ftBGA	256	192	С
	LC4384C-35FN256C1	384	1.8	3.5	Lead-free fpBGA	256	192	С
LC4384C	LC4384C-5FN256C1	384	1.8	5	Lead-free fpBGA	256	192	С
	LC4384C-75FN256C1	384	1.8	7.5	Lead-free fpBGA	256	64         64         32         32         32         32         30         30         92         92         92         64         64         128         128         128         128         128         128         128         128         128         128         128         128         128         129         128         1292         192         192         192         192         192         128	С
	LC4384C-35TN176C	384	1.8	3.5	Lead-free TQFP	176		С
	LC4384C-5TN176C	384	1.8	5	Lead-free TQFP	176	128	С
	LC4384C-75TN176C	384	1.8	7.5	Lead-free TQFP	176	128	С

#### ispMACH 4000C (1.8V) Lead-Free Commercial Devices (Cont.)

Device	Part Number	Macrocells	Voltage	t <sub>PD</sub>	Package	Pin/Ball Count	I/O	Grade
	LC4128B-5TN128I	128	2.5	5	Lead-Free TQFP	128	92	I
	LC4128B-75TN128I	128	2.5	7.5	Lead-Free TQFP	128	92	I
044000	LC4128B-10TN128I	128	2.5	10	Lead-Free TQFP	128	92	I
LC4128B	LC4128B-5TN100I	128	2.5	5	Lead-Free TQFP	100	64	I
	LC4128B-75TN100I	128	2.5	7.5	Lead-Free TQFP	100	64	I
	LC4128B-10TN100I	128	2.5	10	Lead-Free TQFP	100	64	I
	LC4256B-5FTN256AI	256	2.5	5	Lead-Free ftBGA	256	128	I
	LC4256B-75FTN256AI	256	2.5	7.5	Lead-Free ftBGA	256	128	I
	LC4256B-10FTN256AI	256	2.5	10	Lead-Free ftBGA	256	128	I
	LC4256B-5FTN256BI	256	2.5	5	Lead-Free ftBGA	256	Count         I/O           128         92           128         92           128         92           100         64           100         64           100         64           256         128           256         128	I
	LC4256B-75FTN256BI	256	2.5	7.5	Lead-Free ftBGA	256	160	I
	LC4256B-10FTN256BI	256	2.5	10	Lead-Free ftBGA	256	160	I
	LC4256B-5FN256AI1	256	2.5	5	Lead-Free fpBGA	256	128	I
	LC4256B-75FN256AI1	256	2.5	7.5	Lead-Free fpBGA	256	128	I
0.00500	LC4256B-10FN256AI1	256	2.5	10	Lead-Free fpBGA	256	128	I
LC4256B	LC4256B-5FN256BI1	256	2.5	5	Lead-Free fpBGA	256	160	I
	LC4256B-75FN256BI1	256	2.5	7.5	Lead-Free fpBGA	256	160	I
	LC4256B-10FN256BI1	256	2.5	10	Lead-Free fpBGA	256	160	I
	LC4256B-5TN176I	256	2.5	5	Lead-Free TQFP	176	128	I
	LC4256B-75TN176I	256	2.5	7.5	Lead-Free TQFP	176	92         92         92         64         64         128         128         128         128         160         160         160         160         128         192         192         192         192         192         192         192         192         128         208         208         208         208         208         208         208 <td>I</td>	I
	LC4256B-10TN176I	256	2.5	10	Lead-Free TQFP	176		I
	LC4256B-5TN100I	256	2.5	5	Lead-Free TQFP	100		I
	LC4256B-75TN100I	256	2.5	7.5	Lead-Free TQFP	100	64	I
	LC4256B-10TN100I	256	2.5	10	Lead-Free TQFP	100	64	I
	LC4384B-5FTN256I	384	2.5	5	Lead-Free ftBGA	256	192	I
	LC4384B-75FTN256I	384	2.5	7.5	Lead-Free ftBGA	256	92         92         92         64         64         128         128         128         128         160         160         160         160         128         208         208         208         208         208         208         208         208 <td>I</td>	I
	LC4384B-10FTN256I	384	2.5	10	Lead-Free ftBGA	256		I
	LC4384B-5FN25611	384	2.5	5	Lead-Free fpBGA	256	192	I
LC4384B	LC4384B-75FN256I1	384	2.5	7.5	Lead-Free fpBGA	256	192	I
	LC4384B-10FN256I1	384	2.5	10	Lead-Free fpBGA	256	192	I
	LC4384B-5TN176I	384	2.5	5	Lead-Free TQFP	176	128	I
	LC4384B-75TN176I	384	2.5	7.5	Lead-Free TQFP	176	128	I
	LC4384B-10TN176I	384	2.5	10	Lead-Free TQFP	176	128	I
	LC4512B-5FTN256I	512	2.5	5	Lead-Free ftBGA	256	208	I
	LC4512B-75FTN256I	512	2.5	7.5	Lead-Free ftBGA	256	208	I
	LC4512B-10FTN256I	512	2.5	10	Lead-Free ftBGA	256	208	I
	LC4512B-5FN256l1	512	2.5	5	Lead-Free fpBGA	256	208	I
LC4512B	LC4512B-75FN256I1	512	2.5	7.5	Lead-Free fpBGA	256	208	I
	LC4512B-10FN256I1	512	2.5	10	Lead-Free fpBGA	256	92         92         92         64         64         128         128         128         128         128         160         160         160         128         192         192         192         192         192         192         192         192         128         208         208         208         208         208         208         208 <td>I</td>	I
	LC4512B-5TN176I	512	2.5	5	Lead-Free TQFP	176	128	I
	LC4512B-75TN176I	512	2.5	7.5	Lead-Free TQFP	176	128	I
	LC4512B-10TN176I	512	2.5	10	Lead-Free TQFP	176	128	I

1. Use ftBGA package. fpBGA package devices have been discontinued via PCN#14A-07.

						Pin/Ball		
Device	Part Number	Macrocells	Voltage	t <sub>PD</sub>	Package	Count	I/O	Grade
	LC4256V-3FTN256AC	256	3.3	3	Lead-free ftBGA	256	128	С
	LC4256V-5FTN256AC	256	3.3	5	Lead-free ftBGA	256	128	С
	LC4256V-75FTN256AC	256	3.3	7.5	Lead-free ftBGA	256	128	С
	LC4256V-3FTN256BC	256	3.3	3	Lead-free ftBGA	256	160	С
	LC4256V-5FTN256BC	256	3.3	5	Lead-free ftBGA	256	160	С
	LC4256V-75FTN256BC	256	3.3	7.5	Lead-free ftBGA	256	160	С
	LC4256V-3FN256AC1	256	3.3	3	Lead-free fpBGA	256	128	С
	LC4256V-5FN256AC1	256	3.3	5	Lead-free fpBGA	256	128	С
	LC4256V-75FN256AC1	256	3.3	7.5	Lead-free fpBGA	256	128	С
	LC4256V-3FN256BC1	256	3.3	3	Lead-free fpBGA	256	160	С
LC4256V	LC4256V-5FN256BC1	256	3.3	5	Lead-free fpBGA	256	160	С
	LC4256V-75FN256BC1	256	3.3	7.5	Lead-free fpBGA	256	128         128         128         160         160         128         128         128         128         128         128         128         128         128         128         128         128         128         128	С
	LC4256V-3TN176C	256	3.3	3	Lead-free TQFP	176	128	С
	LC4256V-5TN176C	256	3.3	5	Lead-free TQFP	176	128	С
	LC4256V-75TN176C	256	3.3	7.5	Lead-free TQFP	176	128	С
	LC4256V-3TN144C	256	3.3	3	Lead-free TQFP	144	96	С
	LC4256V-5TN144C	256	3.3	5	Lead-free TQFP	144	I/O           128           128           128           160           160           160           128           192           192           192           192           192           192           192           192           192           192           192           192           192           192           192           192	С
	LC4256V-75TN144C	256	3.3	7.5	Lead-free TQFP	144		С
	LC4256V-3TN100C	256	3.3	3	Lead-free TQFP	100		С
	LC4256V-5TN100C	256	3.3	5	Lead-free TQFP	100		С
	LC4256V-75TN100C	256	3.3	7.5	Lead-free TQFP	100	64	С
	LC4384V-35FTN256C	384	3.3	3.5	Lead-free ftBGA	256	192	С
	LC4384V-5FTN256C	384	3.3	5	Lead-free ftBGA	256	192	С
	LC4384V-75FTN256C	384	3.3	7.5	Lead-free ftBGA	256	128         160         160         128         128         128         128         128         128         128         160         160         128         128         128         128         128         128         128         96         96         96         96         96         96         96         128         192         193         128         208	С
	LC4384V-35FN256C1	384	3.3	3.5	Lead-free fpBGA	256	192	С
LC4384V	LC4384V-5FN256C1	384	3.3	5	Lead-free fpBGA	256	192	С
	LC4384V-75FN256C1	384	3.3	7.5	Lead-free fpBGA	256	192	С
	LC4384V-35TN176C	384	3.3	3.5	Lead-free TQFP	176	128         128         128         160         160         128         128         128         128         128         128         128         128         128         128         128         128         128         128         128         128         96         96         96         96         96         96         128         128         128         128         128         192         193 <td>С</td>	С
	LC4384V-5TN176C	384	3.3	5	Lead-free TQFP	176		С
	LC4384V-75TN176C	384	3.3	7.5	Lead-free TQFP	176	128	С
	LC4512V-35FTN256C	512	3.3	3.5	Lead-free ftBGA	256	208	С
	LC4512V-5FTN256C	512	3.3	5	Lead-free ftBGA	256	208	С
	LC4512V-75FTN256C	512	3.3	7.5	Lead-free ftBGA	256	208	С
	LC4512V-35FN256C1	512	3.3	3.5	Lead-free fpBGA	256	208	С
LC4512V	LC4512V-5FN256C1	512	3.3	5	Lead-free fpBGA	256	208	С
	LC4512V-75FN256C1	512	3.3	7.5	Lead-free fpBGA	256	128         128         128         160         160         128         128         128         128         128         128         128         128         128         128         128         128         128         128         128         128         128         128         128         96         96         96         96         96         128         128         128         128         192         193 <td>С</td>	С
	LC4512V-35TN176C	512	3.3	3.5	Lead-free TQFP	176		С
	LC4512V-5TN176C	512	3.3	5	Lead-free TQFP	176		С
	LC4512V-75TN176C	512	3.3	7.5	Lead-free TQFP	176		С

#### ispMACH 4000V (3.3V) Lead-Free Commercial Devices (Cont.)

1. Use ftBGA package. fpBGA package devices have been discontinued via PCN#14A-07.