



Welcome to [E-XFL.COM](#)

Understanding Embedded - CPLDs (Complex Programmable Logic Devices)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

| | |
|---------------------------------|---|
| Product Status | Active |
| Programmable Type | In System Programmable |
| Delay Time tpd(1) Max | 5 ns |
| Voltage Supply - Internal | 3V ~ 3.6V |
| Number of Logic Elements/Blocks | 24 |
| Number of Macrocells | 384 |
| Number of Gates | - |
| Number of I/O | 128 |
| Operating Temperature | 0°C ~ 90°C (TJ) |
| Mounting Type | Surface Mount |
| Package / Case | 176-LQFP |
| Supplier Device Package | 176-TQFP (24x24) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4384v-5tn176c |

Figure 1. Functional Block Diagram

The I/Os in the ispMACH 4000 are split into two banks. Each bank has a separate I/O power supply. Inputs can support a variety of standards independent of the chip or bank power supply. Outputs support the standards compatible with the power supply provided to the bank. Support for a variety of standards helps designers implement designs in mixed voltage environments. In addition, 5V tolerant inputs are specified within an I/O bank that is connected to V_{CCO} of 3.0V to 3.6V for LVCMS 3.3, LVTTI and PCI interfaces.

ispMACH 4000 Architecture

There are a total of two GLBs in the ispMACH 4032, increasing to 32 GLBs in the ispMACH 4512. Each GLB has 36 inputs. All GLB inputs come from the GRP and all outputs from the GLB are brought back into the GRP to be connected to the inputs of any other GLB on the device. Even if feedback signals return to the same GLB, they still must go through the GRP. This mechanism ensures that GLBs communicate with each other with consistent and predictable delays. The outputs from the GLB are also sent to the ORP. The ORP then sends them to the associated I/O cells in the I/O block.

Generic Logic Block

The ispMACH 4000 GLB consists of a programmable AND array, logic allocator, 16 macrocells and a GLB clock generator. Macrocells are decoupled from the product terms through the logic allocator and the I/O pins are decoupled from macrocells through the ORP. Figure 2 illustrates the GLB.

- Block CLK2
- Block CLK3
- PT Clock
- PT Clock Inverted
- Shared PT Clock
- Ground

Clock Enable Multiplexer

Each macrocell has a 4:1 clock enable multiplexer. This allows the clock enable signal to be selected from the following four sources:

- PT Initialization/CE
- PT Initialization/CE Inverted
- Shared PT Clock
- Logic High

Initialization Control

The ispMACH 4000 family architecture accommodates both block-level and macrocell-level set and reset capability. There is one block-level initialization term that is distributed to all macrocell registers in a GLB. At the macrocell level, two product terms can be “stolen” from the cluster associated with a macrocell to be used for set/reset functionality. A reset/preset swapping feature in each macrocell allows for reset and preset to be exchanged, providing flexibility.

Note that the reset/preset swapping selection feature affects power-up reset as well. All flip-flops power up to a known state for predictable system initialization. If a macrocell is configured to SET on a signal from the block-level initialization, then that macrocell will be SET during device power-up. If a macrocell is configured to RESET on a signal from the block-level initialization or is not configured for set/reset, then that macrocell will RESET on power-up. To guarantee initialization values, the V_{CC} rise must be monotonic, and the clock must be inactive until the reset delay time has elapsed.

GLB Clock Generator

Each ispMACH 4000 device has up to four clock pins that are also routed to the GRP to be used as inputs. These pins drive a clock generator in each GLB, as shown in Figure 6. The clock generator provides four clock signals that can be used anywhere in the GLB. These four GLB clock signals can consist of a number of combinations of the true and complement edges of the global clock signals.

Figure 6. GLB Clock Generator




Table 10. ORP Combinations for I/O Blocks with 12 I/Os

| I/O Cell | Available Macrocells |
|----------|--------------------------------------|
| I/O 0 | M0, M1, M2, M3, M4, M5, M6, M7 |
| I/O 1 | M1, M2, M3, M4, M5, M6, M7, M8 |
| I/O 2 | M2, M3, M4, M5, M6, M7, M8, M9 |
| I/O 3 | M4, M5, M6, M7, M8, M9, M10, M11 |
| I/O 4 | M5, M6, M7, M8, M9, M10, M11, M12 |
| I/O 5 | M6, M7, M8, M9, M10, M11, M12, M13 |
| I/O 6 | M8, M9, M10, M11, M12, M13, M14, M15 |
| I/O 7 | M9, M10, M11, M12, M13, M14, M15, M0 |
| I/O 8 | M10, M11, M12, M13, M14, M15, M0, M1 |
| I/O 9 | M12, M13, M14, M15, M0, M1, M2, M3 |
| I/O 10 | M13, M14, M15, M0, M1, M2, M3, M4 |
| I/O 11 | M14, M15, M0, M1, M2, M3, M4, M5 |

ORP Bypass and Fast Output Multiplexers


The ORP bypass and fast-path output multiplexer is a 4:1 multiplexer and allows the 5-PT fast path to bypass the ORP and be connected directly to the pin with either the regular output or the inverted output. This multiplexer also allows the register output to bypass the ORP to achieve faster t_{CO} .

Output Enable Routing Multiplexers

The OE Routing Pool provides the corresponding local output enable (OE) product term to the I/O cell.

I/O Cell

The I/O cell contains the following programmable elements: output buffer, input buffer, OE multiplexer and bus maintenance circuitry. Figure 8 details the I/O cell.

Figure 8. I/O Cell

Each output supports a variety of output standards dependent on the V_{CCO} supplied to its I/O bank. Outputs can also be configured for open drain operation. Each input can be programmed to support a variety of standards, independent of the V_{CCO} supplied to its I/O bank. The I/O standards supported are:

Absolute Maximum Ratings^{1, 2, 3}

| | ispMACH 4000C/Z (1.8V) | ispMACH 4000B (2.5V) | ispMACH 4000V (3.3V) |
|---|---------------------------|-------------------------|-------------------------|
| Supply Voltage (V_{CC}) | -0.5 to 2.5V | -0.5 to 5.5V | -0.5 to 5.5V |
| Output Supply Voltage (V_{CCO}) | -0.5 to 4.5V | -0.5 to 4.5V | -0.5 to 4.5V |
| Input or I/O Tristate Voltage Applied ^{4, 5} | -0.5 to 5.5V | -0.5 to 5.5V | -0.5 to 5.5V |
| Storage Temperature | -65 to 150°C | -65 to 150°C | -65 to 150°C |
| Junction Temperature (T_j) with Power Applied | -55 to 150°C | -55 to 150°C | -55 to 150°C |

1. Stress above those listed under the “Absolute Maximum Ratings” may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
2. Compliance with Lattice [Thermal Management](#) document is required.
3. All voltages referenced to GND.
4. Undershoot of -2V and overshoot of (V_{IH} (MAX) + 2V), up to a total pin voltage of 6.0V, is permitted for a duration of < 20ns.
5. Maximum of 64 I/Os per device with $V_{IN} > 3.6V$ is allowed.

Recommended Operating Conditions

| Symbol | Parameter | Min. | Max. | Units |
|----------|--|---------------------|------|-------|
| V_{CC} | ispMACH 4000C | 1.65 | 1.95 | V |
| | ispMACH 4000Z | 1.7 | 1.9 | V |
| | ispMACH 4000Z, Extended Functional Voltage Operation | 1.6 ^{1, 2} | 1.9 | V |
| | Supply Voltage for 2.5V Devices | 2.3 | 2.7 | V |
| T_j | Supply Voltage for 3.3V Devices | 3.0 | 3.6 | V |
| | Junction Temperature (Commercial) | 0 | 90 | C |
| | Junction Temperature (Industrial) | -40 | 105 | C |
| | Junction Temperature (Extended) | -40 | 130 | C |

1. Devices operating at 1.6V can expect performance degradation up to 35%.
2. Applicable for devices with 2004 date codes and later. Contact factory for ordering instructions.

Erase Reprogram Specifications

| Parameter | Min. | Max. | Units |
|-----------------------|-------|------|--------|
| Erase/Reprogram Cycle | 1,000 | — | Cycles |

Note: Valid over commercial temperature range.

Hot Socketing Characteristics^{1, 2, 3}

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
|----------|------------------------------|---|------|----------|-----------|---------|
| I_{DK} | Input or I/O Leakage Current | $0 \leq V_{IN} \leq 3.0V, T_j = 105^{\circ}C$ | — | ± 30 | ± 150 | μA |
| | | $0 \leq V_{IN} \leq 3.0V, T_j = 130^{\circ}C$ | — | ± 30 | ± 200 | μA |

1. In insensitive to sequence of V_{CC} or V_{CCO} . However, assumes monotonic rise/fall rates for V_{CC} and V_{CCO} , provided $(V_{IN} - V_{CCO}) \leq 3.6V$.

2. $0 < V_{CC} < V_{CC}$ (MAX), $0 < V_{CCO} < V_{CCO}$ (MAX).

3. I_{DK} is additive to I_{PU} , I_{PD} or I_{BH} . Device defaults to pull-up until fuse circuitry is active.

I/O DC Electrical Characteristics

Over Recommended Operating Conditions

| Standard | V _{IL} | | V _{IH} | | V _{OL} Max (V) | V _{OH} Min (V) | I _{OL} ¹ (mA) | I _{OH} ¹ (mA) |
|--------------------------|-----------------|-------------------------------------|-------------------------------------|---------|----------------------------|----------------------------|--------------------------------------|--------------------------------------|
| | Min (V) | Max (V) | Min (V) | Max (V) | | | | |
| LV TTL | -0.3 | 0.80 | 2.0 | 5.5 | 0.40 | V _{CCO} - 0.40 | 8.0 | -4.0 |
| | | | | | 0.20 | V _{CCO} - 0.20 | 0.1 | -0.1 |
| LV CMOS 3.3 | -0.3 | 0.80 | 2.0 | 5.5 | 0.40 | V _{CCO} - 0.40 | 8.0 | -4.0 |
| | | | | | 0.20 | V _{CCO} - 0.20 | 0.1 | -0.1 |
| LV CMOS 2.5 | -0.3 | 0.70 | 1.70 | 3.6 | 0.40 | V _{CCO} - 0.40 | 8.0 | -4.0 |
| | | | | | 0.20 | V _{CCO} - 0.20 | 0.1 | -0.1 |
| LV CMOS 1.8 (4000V/B) | -0.3 | 0.63 | 1.17 | 3.6 | 0.40 | V _{CCO} - 0.45 | 2.0 | -2.0 |
| | | | | | 0.20 | V _{CCO} - 0.20 | 0.1 | -0.1 |
| LV CMOS 1.8 (4000C/Z) | -0.3 | 0.35 * V _{CC} | 0.65 * V _{CC} | 3.6 | 0.40 | V _{CCO} - 0.45 | 2.0 | -2.0 |
| | | | | | 0.20 | V _{CCO} - 0.20 | 0.1 | -0.1 |
| PCI 3.3 (4000V/B) | -0.3 | 1.08 | 1.5 | 5.5 | 0.1 V _{CCO} | 0.9 V _{CCO} | 1.5 | -0.5 |
| PCI 3.3 (4000C/Z) | -0.3 | 0.3 * 3.3 * (V _{CC} / 1.8) | 0.5 * 3.3 * (V _{CC} / 1.8) | 5.5 | 0.1 V _{CCO} | 0.9 V _{CCO} | 1.5 | -0.5 |

1. The average DC current drawn by I/Os between adjacent bank GND connections, or between the last GND in an I/O bank and the end of the I/O bank, as shown in the logic signals connection table, shall not exceed $n \cdot 8\text{mA}$. Where n is the number of I/Os between bank GND connections or between the last GND in a bank and the end of a bank.

ispMACH 4000Z External Switching Characteristics**Over Recommended Operating Conditions**

| Parameter | Description ^{1, 2, 3} | -35 | | -37 | | -42 | | Units |
|------------------|--|------|------|------|------|------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| t_{PD} | 5-PT bypass combinatorial propagation delay | — | 3.5 | — | 3.7 | — | 4.2 | ns |
| t_{PD_MC} | 20-PT combinatorial propagation delay through macrocell | — | 4.4 | — | 4.7 | — | 5.7 | ns |
| t_S | GLB register setup time before clock | 2.2 | — | 2.5 | — | 2.7 | — | ns |
| t_{ST} | GLB register setup time before clock with T-type register | 2.4 | — | 2.7 | — | 2.9 | — | ns |
| t_{SIR} | GLB register setup time before clock, input register path | 1.0 | — | 1.1 | — | 1.3 | — | ns |
| t_{SIRZ} | GLB register setup time before clock with zero hold | 2.0 | — | 2.1 | — | 2.6 | — | ns |
| t_H | GLB register hold time after clock | 0.0 | — | 0.0 | — | 0.0 | — | ns |
| t_{HT} | GLB register hold time after clock with T-type register | 0.0 | — | 0.0 | — | 0.0 | — | ns |
| t_{HIR} | GLB register hold time after clock, input register path | 1.0 | — | 1.0 | — | 1.3 | — | ns |
| t_{HIRZ} | GLB register hold time after clock, input register path with zero hold | 0.0 | — | 0.0 | — | 0.0 | — | ns |
| t_{CO} | GLB register clock-to-output delay | — | 3.0 | — | 3.2 | — | 3.5 | ns |
| t_R | External reset pin to output delay | — | 5.0 | — | 6.0 | — | 7.3 | ns |
| t_{RW} | External reset pulse duration | 1.5 | — | 1.7 | — | 2.0 | — | ns |
| $t_{PTOE/DIS}$ | Input to output local product term output enable/disable | — | 7.0 | — | 8.0 | — | 8.0 | ns |
| $t_{GPTOE/DIS}$ | Input to output global product term output enable/disable | — | 6.5 | — | 7.0 | — | 8.0 | ns |
| $t_{GOE/DIS}$ | Global OE input to output enable/disable | — | 4.5 | — | 4.5 | — | 4.8 | ns |
| t_{CW} | Global clock width, high or low | 1.0 | — | 1.5 | — | 1.8 | — | ns |
| t_{GW} | Global gate width low (for low transparent) or high (for high transparent) | 1.0 | — | 1.5 | — | 1.8 | — | ns |
| t_{WIR} | Input register clock width, high or low | 1.0 | — | 1.5 | — | 1.8 | — | ns |
| f_{MAX}^4 | Clock frequency with internal feedback | — | 267 | — | 250 | — | 220 | MHz |
| f_{MAX} (Ext.) | clock frequency with external feedback, $[1 / (t_S + t_{CO})]$ | — | 192 | — | 175 | — | 161 | MHz |

1. Timing numbers are based on default LVC MOS 1.8 I/O buffers. Use timing adjusters provided to calculate other standards.

Timing v.2.2

2. Measured using standard switching GRP loading of 1 and 1 output switching.


3. Pulse widths and clock widths less than minimum will cause unknown behavior.

4. Standard 16-bit counter using GRP feedback.

Timing Model

The task of determining the timing through the ispMACH 4000 family, like any CPLD, is relatively simple. The timing model provided in Figure 11 shows the specific delay paths. Once the implementation of a given function is determined either conceptually or from the software report file, the delay path of the function can easily be determined from the timing model. The Lattice design tools report the timing delays based on the same timing model for a particular design. Note that the internal timing parameters are given for reference only, and are not tested. The external timing parameters are tested and guaranteed for every device. For more information on the timing model and usage, refer to TN1004, [ispMACH 4000 Timing Model Design and Usage Guidelines](#).

Figure 11. ispMACH 4000 Timing Model



Note: Italicized items are optional delay adders.

ispMACH 4000V/B/C Internal Timing Parameters

Over Recommended Operating Conditions

| Parameter | Description | -5 | | -75 | | -10 | | Units |
|------------------------------|--|------|------|------|------|------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| In/Out Delays | | | | | | | | |
| t_{IN} | Input Buffer Delay | — | 0.95 | — | 1.50 | — | 2.00 | ns |
| t_{GOE} | Global OE Pin Delay | — | 4.04 | — | 6.04 | — | 7.04 | ns |
| t_{GCLK_IN} | Global Clock Input Buffer Delay | — | 1.83 | — | 2.28 | — | 3.28 | ns |
| t_{BUF} | Delay through Output Buffer | — | 1.00 | — | 1.50 | — | 1.50 | ns |
| t_{EN} | Output Enable Time | — | 0.96 | — | 0.96 | — | 0.96 | ns |
| t_{DIS} | Output Disable Time | — | 0.96 | — | 0.96 | — | 0.96 | ns |
| Routing/GLB Delays | | | | | | | | |
| t_{ROUTE} | Delay through GRP | — | 1.51 | — | 2.26 | — | 3.26 | ns |
| t_{MCELL} | Macrocell Delay | — | 1.05 | — | 1.45 | — | 1.95 | ns |
| t_{INREG} | Input Buffer to Macrocell Register Delay | — | 0.56 | — | 0.96 | — | 1.46 | ns |
| t_{FBK} | Internal Feedback Delay | — | 0.00 | — | 0.00 | — | 0.00 | ns |
| t_{PD_b} | 5-PT Bypass Propagation Delay | — | 1.54 | — | 2.24 | — | 3.24 | ns |
| t_{PD_i} | Macrocell Propagation Delay | — | 0.94 | — | 1.24 | — | 1.74 | ns |
| Register/Latch Delays | | | | | | | | |
| t_S | D-Register Setup Time (Global Clock) | 1.32 | — | 1.57 | — | 1.57 | — | ns |
| t_{S_PT} | D-Register Setup Time (Product Term Clock) | 1.32 | — | 1.32 | — | 1.32 | — | ns |
| t_{ST} | T-Register Setup Time (Global Clock) | 1.52 | — | 1.77 | — | 1.77 | — | ns |
| t_{ST_PT} | T-Register Setup Time (Product Term Clock) | 1.32 | — | 1.32 | — | 1.32 | — | ns |
| t_H | D-Register Hold Time | 1.68 | — | 2.93 | — | 3.93 | — | ns |
| t_{HT} | T-Register Hold Time | 1.68 | — | 2.93 | — | 3.93 | — | ns |
| t_{SIR} | D-Input Register Setup Time (Global Clock) | 1.52 | — | 1.57 | — | 1.57 | — | ns |
| t_{SIR_PT} | D-Input Register Setup Time (Product Term Clock) | 1.45 | — | 1.45 | — | 1.45 | — | ns |
| t_{HIR} | D-Input Register Hold Time (Global Clock) | 0.68 | — | 1.18 | — | 1.18 | — | ns |
| t_{HIR_PT} | D-Input Register Hold Time (Product Term Clock) | 0.68 | — | 1.18 | — | 1.18 | — | ns |
| t_{COi} | Register Clock to Output/Feedback MUX Time | — | 0.52 | — | 0.67 | — | 1.17 | ns |
| t_{CES} | Clock Enable Setup Time | 2.25 | — | 2.25 | — | 2.25 | — | ns |
| t_{CEH} | Clock Enable Hold Time | 1.88 | — | 1.88 | — | 1.88 | — | ns |
| t_{SL} | Latch Setup Time (Global Clock) | 1.32 | — | 1.57 | — | 1.57 | — | ns |
| t_{SL_PT} | Latch Setup Time (Product Term Clock) | 1.32 | — | 1.32 | — | 1.32 | — | ns |
| t_{HL} | Latch Hold Time | 1.17 | — | 1.17 | — | 1.17 | — | ns |
| t_{GOi} | Latch Gate to Output/Feedback MUX Time | — | 0.33 | — | 0.33 | — | 0.33 | ns |
| t_{PDLi} | Propagation Delay through Transparent Latch to Output/Feedback MUX | — | 0.25 | — | 0.25 | — | 0.25 | ns |
| t_{SRi} | Asynchronous Reset or Set to Output/Feedback MUX Delay | 0.28 | — | 0.28 | — | 0.28 | — | ns |
| t_{SRR} | Asynchronous Reset or Set Recovery Time | 1.67 | — | 1.67 | — | 1.67 | — | ns |
| Control Delays | | | | | | | | |
| t_{BCLK} | GLB PT Clock Delay | — | 1.12 | — | 1.12 | — | 0.62 | ns |
| t_{PTCLK} | Macrocell PT Clock Delay | — | 0.87 | — | 0.87 | — | 0.87 | ns |
| t_{BSR} | GLB PT Set/Reset Delay | — | 1.83 | — | 1.83 | — | 1.83 | ns |
| t_{PTSR} | Macrocell PT Set/Reset Delay | — | 2.51 | — | 3.41 | — | 3.41 | ns |

ispMACH 4000V/B/C Internal Timing Parameters (Cont.)**Over Recommended Operating Conditions**

| Parameter | Description | -5 | | -75 | | -10 | | Units |
|-------------|-----------------------|------|------|------|------|------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| t_{GPTOE} | Global PT OE Delay | — | 5.58 | — | 5.58 | — | 5.78 | ns |
| t_{PTOE} | Macrocell PT OE Delay | — | 3.58 | — | 4.28 | — | 4.28 | ns |

Timing v.3.2

Note: Internal Timing Parameters are not tested and are for reference only. Refer to the Timing Model in this data sheet for further details.

ispMACH 4000Z Internal Timing Parameters

Over Recommended Operating Conditions

| Parameter | Description | -35 | | -37 | | -42 | | Units |
|------------------------------|--|------|------|------|------|------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| In/Out Delays | | | | | | | | |
| t_{IN} | Input Buffer Delay | — | 0.75 | — | 0.80 | — | 0.75 | ns |
| t_{GOE} | Global OE Pin Delay | — | 2.25 | — | 2.25 | — | 2.30 | ns |
| t_{GCLK_IN} | Global Clock Input Buffer Delay | — | 1.60 | — | 1.60 | — | 1.95 | ns |
| t_{BUF} | Delay through Output Buffer | — | 0.75 | — | 0.90 | — | 0.90 | ns |
| t_{EN} | Output Enable Time | — | 2.25 | — | 2.25 | — | 2.50 | ns |
| t_{DIS} | Output Disable Time | — | 1.35 | — | 1.35 | — | 2.50 | ns |
| Routing/GLB Delays | | | | | | | | |
| t_{ROUTE} | Delay through GRP | — | 1.60 | — | 1.60 | — | 2.15 | ns |
| t_{MCELL} | Macrocell Delay | — | 0.65 | — | 0.75 | — | 0.85 | ns |
| t_{INREG} | Input Buffer to Macrocell Register Delay | — | 0.91 | — | 1.00 | — | 1.00 | ns |
| t_{FBK} | Internal Feedback Delay | — | 0.05 | — | 0.00 | — | 0.00 | ns |
| t_{PDb} | 5-PT Bypass Propagation Delay | — | 0.40 | — | 0.40 | — | 0.40 | ns |
| t_{PDi} | Macrocell Propagation Delay | — | 0.25 | — | 0.25 | — | 0.65 | ns |
| Register/Latch Delays | | | | | | | | |
| t_S | D-Register Setup Time (Global Clock) | 0.80 | — | 0.95 | — | 0.90 | — | ns |
| t_{S_PT} | D-Register Setup Time (Product Term Clock) | 1.35 | — | 1.95 | — | 1.90 | — | ns |
| t_{ST} | T-Register Setup Time (Global Clock) | 1.00 | — | 1.15 | — | 1.10 | — | ns |
| t_{ST_PT} | T-Register Setup Time (Product Term Clock) | 1.55 | — | 1.75 | — | 2.10 | — | ns |
| t_H | D-Register Hold Time | 1.40 | — | 1.55 | — | 1.80 | — | ns |
| t_{HT} | T-Register Hold Time | 1.40 | — | 1.55 | — | 1.80 | — | ns |
| t_{SIR} | D-Input Register Setup Time (Global Clock) | 0.94 | — | 0.90 | — | 1.50 | — | ns |
| t_{SIR_PT} | D-Input Register Setup Time (Product Term Clock) | 1.45 | — | 1.45 | — | 1.45 | — | ns |
| t_{HIR} | D-Input Register Hold Time (Global Clock) | 1.06 | — | 1.20 | — | 1.10 | — | ns |
| t_{HIR_PT} | D-Input Register Hold Time (Product Term Clock) | 0.88 | — | 1.00 | — | 1.00 | — | ns |
| t_{COi} | Register Clock to Output/Feedback MUX Time | — | 0.65 | — | 0.70 | — | 0.65 | ns |
| t_{CES} | Clock Enable Setup Time | 1.00 | — | 2.00 | — | 2.00 | — | ns |
| t_{CEH} | Clock Enable Hold Time | 0.00 | — | 0.00 | — | 0.00 | — | ns |
| t_{SL} | Latch Setup Time (Global Clock) | 0.80 | — | 0.95 | — | 0.90 | — | ns |
| t_{SL_PT} | Latch Setup Time (Product Term Clock) | 1.55 | — | 1.95 | — | 1.90 | — | ns |
| t_{HL} | Latch Hold Time | 1.40 | — | 1.80 | — | 1.80 | — | ns |
| t_{GOi} | Latch Gate to Output/Feedback MUX Time | — | 0.40 | — | 0.33 | — | 0.33 | ns |
| t_{PDLi} | Propagation Delay through Transparent Latch to Output/Feedback MUX | — | 0.30 | — | 0.25 | — | 0.25 | ns |
| t_{SRi} | Asynchronous Reset or Set to Output/Feedback MUX Delay | — | 0.28 | — | 0.28 | — | 1.27 | ns |
| t_{SRR} | Asynchronous Reset or Set Recovery Delay | — | 2.00 | — | 1.67 | — | 1.80 | ns |
| Control Delays | | | | | | | | |
| t_{BCLK} | GLB PT Clock Delay | — | 1.30 | — | 1.50 | — | 1.55 | ns |
| t_{PTCLK} | Macrocell PT Clock Delay | — | 1.50 | — | 1.70 | — | 1.55 | ns |
| t_{BSR} | GLB PT Set/Reset Delay | — | 1.10 | — | 1.83 | — | 1.83 | ns |
| t_{PTSR} | Macrocell PT Set/Reset Delay | — | 1.22 | — | 2.02 | — | 1.83 | ns |

Boundary Scan Waveforms and Timing Specifications

| Symbol | Parameter | Min. | Max. | Units |
|--------------|--|------|------|-------|
| t_{BTCP} | TCK [BSCAN test] clock cycle | 40 | — | ns |
| t_{BTCH} | TCK [BSCAN test] pulse width high | 20 | — | ns |
| t_{BTCL} | TCK [BSCAN test] pulse width low | 20 | — | ns |
| t_{BTSU} | TCK [BSCAN test] setup time | 8 | — | ns |
| t_{BTH} | TCK [BSCAN test] hold time | 10 | — | ns |
| t_{BRF} | TCK [BSCAN test] rise and fall time | 50 | — | mV/ns |
| t_{BTCO} | TAP controller falling edge of clock to valid output | — | 10 | ns |
| t_{BTOZ} | TAP controller falling edge of clock to data output disable | — | 10 | ns |
| t_{BTVO} | TAP controller falling edge of clock to data output enable | — | 10 | ns |
| t_{BTCPSU} | BSCAN test Capture register setup time | 8 | — | ns |
| t_{TCPH} | BSCAN test Capture register hold time | 10 | — | ns |
| t_{BTUCO} | BSCAN test Update reg, falling edge of clock to valid output | — | 25 | ns |
| t_{BTUOZ} | BSCAN test Update reg, falling edge of clock to output disable | — | 25 | ns |
| t_{BTUOV} | BSCAN test Update reg, falling edge of clock to output enable | — | 25 | ns |

ispMACH 4000V/B/C/Z Power Supply and NC Connections¹

| Signal | 44-pin TQFP ² | 48-pin TQFP ² | 56-ball csBGA ³ | 100-pin TQFP ² | 128-pin TQFP ² |
|------------------------|--------------------------|--------------------------|---|---------------------------|---------------------------|
| VCC | 11, 33 | 12, 36 | K2, A9 | 25, 40, 75, 90 | 32, 51, 96, 115 |
| VCCO0 VCCO (Bank 0) | 6 | 6 | F3 | 13, 33, 95 | 3, 17, 30, 41, 122 |
| VCCO1 VCCO (Bank 1) | 28 | 30 | E8 | 45, 63, 83 | 58, 67, 81, 94, 105 |
| GND | 12, 34 | 13, 37 | H3, C8 | 1, 26, 51, 76 | 1, 33, 65, 97 |
| GND (Bank 0) | 5 | 5 | D3 | 7, 18, 32, 96 | 10, 24, 40, 113, 123 |
| GND (Bank 1) | 27 | 29 | G8 | 46, 57, 68, 82 | 49, 59, 74, 88, 104 |
| NC | — | — | 4032Z: A8, B10, E1, E3, F8, F10, J1, K3 | — | — |

1. All grounds must be electrically connected at the board level. However, for the purposes of I/O current loading, grounds are associated with the bank shown.

2. Pin orientation follows the conventional order from pin 1 marking of the top side view and counter-clockwise.

3. Pin orientation A1 starts from the upper left corner of the top side view with alphabetical order ascending vertically and numerical order ascending horizontally.

**ispMACH 4032V/B/C and 4064V/B/C Logic Signal Connections:
44-Pin TQFP**

| Pin Number | Bank Number | ispMACH 4032V/B/C | | ispMACH 4064V/B/C | |
|------------|-------------|-------------------|------|-------------------|-----|
| | | GLB/MC/Pad | ORP | GLB/MC/Pad | ORP |
| 1 | - | TDI | - | TDI | - |
| 2 | 0 | A5 | A^5 | A10 | A^5 |
| 3 | 0 | A6 | A^6 | A12 | A^6 |
| 4 | 0 | A7 | A^7 | A14 | A^7 |
| 5 | 0 | GND (Bank 0) | - | GND (Bank 0) | - |
| 6 | 0 | VCCO (Bank 0) | - | VCCO (Bank 0) | - |
| 7 | 0 | A8 | A^8 | B0 | B^0 |
| 8 | 0 | A9 | A^9 | B2 | B^1 |
| 9 | 0 | A10 | A^10 | B4 | B^2 |
| 10 | - | TCK | - | TCK | - |
| 11 | - | VCC | - | VCC | - |
| 12 | - | GND | - | GND | - |
| 13 | 0 | A12 | A^12 | B8 | B^4 |
| 14 | 0 | A13 | A^13 | B10 | B^5 |
| 15 | 0 | A14 | A^14 | B12 | B^6 |
| 16 | 0 | A15 | A^15 | B14 | B^7 |
| 17 | 1 | CLK2/I | - | CLK2/I | - |
| 18 | 1 | B0 | B^0 | C0 | C^0 |
| 19 | 1 | B1 | B^1 | C2 | C^1 |
| 20 | 1 | B2 | B^2 | C4 | C^2 |
| 21 | 1 | B3 | B^3 | C6 | C^3 |
| 22 | 1 | B4 | B^4 | C8 | C^4 |
| 23 | - | TMS | - | TMS | - |
| 24 | 1 | B5 | B^5 | C10 | C^5 |
| 25 | 1 | B6 | B^6 | C12 | C^6 |
| 26 | 1 | B7 | B^7 | C14 | C^7 |
| 27 | 1 | GND (Bank 1) | - | GND (Bank 1) | - |
| 28 | 1 | VCCO (Bank 1) | - | VCCO (Bank 1) | - |
| 29 | 1 | B8 | B^8 | D0 | D^0 |
| 30 | 1 | B9 | B^9 | D2 | D^1 |
| 31 | 1 | B10 | B^10 | D4 | D^2 |
| 32 | - | TDO | - | TDO | - |
| 33 | - | VCC | - | VCC | - |
| 34 | - | GND | - | GND | - |
| 35 | 1 | B12 | B^12 | D8 | D^4 |
| 36 | 1 | B13 | B^13 | D10 | D^5 |
| 37 | 1 | B14 | B^14 | D12 | D^6 |
| 38 | 1 | B15/GOE1 | B^15 | D14/GOE1 | D^7 |
| 39 | 0 | CLK0/I | - | CLK0/I | - |
| 40 | 0 | A0/GOE0 | A^0 | A0/GOE0 | A^0 |
| 41 | 0 | A1 | A^1 | A2 | A^1 |

**ispMACH 4064V/B/C/Z, 4128V/B/C/Z, 4256V/B/C/Z Logic Signal Connections:
100-Pin TQFP (Cont.)**

| Pin Number | Bank Number | ispMACH 4064V/B/C/Z | | ispMACH 4128V/B/C/Z | | ispMACH 4256V/B/C/Z | |
|------------|-------------|---------------------|-----|---------------------|-----|---------------------|-----|
| | | GLB/MC/Pad | ORP | GLB/MC/Pad | ORP | GLB/MC/Pad | ORP |
| 83 | 1 | VCCO (Bank 1) | - | VCCO (Bank 1) | - | VCCO (Bank 1) | - |
| 84 | 1 | D3 | D^3 | H6 | H^3 | P12 | P^3 |
| 85 | 1 | D2 | D^2 | H4 | H^2 | P10 | P^2 |
| 86 | 1 | D1 | D^1 | H2 | H^1 | P6 | P^1 |
| 87 | 1 | D0/GOE1 | D^0 | H0/GOE1 | H^0 | P2/OE1 | P^0 |
| 88 | 1 | CLK3/I | - | CLK3/I | - | CLK3/I | - |
| 89 | 0 | CLK0/I | - | CLK0/I | - | CLK0/I | - |
| 90 | - | VCC | - | VCC | - | VCC | - |
| 91 | 0 | A0/GOE0 | A^0 | A0/GOE0 | A^0 | A2/GOE0 | A^0 |
| 92 | 0 | A1 | A^1 | A2 | A^1 | A6 | A^1 |
| 93 | 0 | A2 | A^2 | A4 | A^2 | A10 | A^2 |
| 94 | 0 | A3 | A^3 | A6 | A^3 | A12 | A^3 |
| 95 | 0 | VCCO (Bank 0) | - | VCCO (Bank 0) | - | VCCO (Bank 0) | - |
| 96 | 0 | GND (Bank 0) | - | GND (Bank 0) | - | GND (Bank 0) | - |
| 97 | 0 | A4 | A^4 | A8 | A^4 | B2 | B^0 |
| 98 | 0 | A5 | A^5 | A10 | A^5 | B6 | B^1 |
| 99 | 0 | A6 | A^6 | A12 | A^6 | B10 | B^2 |
| 100 | 0 | A7 | A^7 | A14 | A^7 | B12 | B^3 |

*This pin is input only.

ispMACH 4128V/B/C Logic Signal Connections: 128-Pin TQFP

| Pin Number | Bank Number | ispMACH 4128V/B/C | |
|------------|-------------|-------------------|------|
| | | GLB/MC/Pad | ORP |
| 1 | 0 | GND | - |
| 2 | 0 | TDI | - |
| 3 | 0 | VCCO (Bank 0) | - |
| 4 | 0 | B0 | B^0 |
| 5 | 0 | B1 | B^1 |
| 6 | 0 | B2 | B^2 |
| 7 | 0 | B4 | B^3 |
| 8 | 0 | B5 | B^4 |
| 9 | 0 | B6 | B^5 |
| 10 | 0 | GND (Bank 0) | - |
| 11 | 0 | B8 | B^6 |
| 12 | 0 | B9 | B^7 |
| 13 | 0 | B10 | B^8 |
| 14 | 0 | B12 | B^9 |
| 15 | 0 | B13 | B^10 |
| 16 | 0 | B14 | B^11 |
| 17 | 0 | VCCO (Bank 0) | - |
| 18 | 0 | C14 | C^11 |

ispMACH 4128V/B/C Logic Signal Connections: 128-Pin TQFP (Cont.)

| Pin Number | Bank Number | ispMACH 4128V/B/C | |
|------------|-------------|-------------------|------|
| | | GLB/MC/Pad | ORP |
| 62 | 1 | E10 | E^8 |
| 63 | 1 | E12 | E^9 |
| 64 | 1 | E14 | E^11 |
| 65 | 1 | GND | - |
| 66 | 1 | TMS | - |
| 67 | 1 | VCCO (Bank 1) | - |
| 68 | 1 | F0 | F^0 |
| 69 | 1 | F1 | F^1 |
| 70 | 1 | F2 | F^2 |
| 71 | 1 | F4 | F^3 |
| 72 | 1 | F5 | F^4 |
| 73 | 1 | F6 | F^5 |
| 74 | 1 | GND (Bank 1) | - |
| 75 | 1 | F8 | F^6 |
| 76 | 1 | F9 | F^7 |
| 77 | 1 | F10 | F^8 |
| 78 | 1 | F12 | F^9 |
| 79 | 1 | F13 | F^10 |
| 80 | 1 | F14 | F^11 |
| 81 | 1 | VCCO (Bank 1) | - |
| 82 | 1 | G14 | G^11 |
| 83 | 1 | G13 | G^10 |
| 84 | 1 | G12 | G^9 |
| 85 | 1 | G10 | G^8 |
| 86 | 1 | G9 | G^7 |
| 87 | 1 | G8 | G^6 |
| 88 | 1 | GND (Bank 1) | - |
| 89 | 1 | G6 | G^5 |
| 90 | 1 | G5 | G^4 |
| 91 | 1 | G4 | G^3 |
| 92 | 1 | G2 | G^2 |
| 93 | 1 | G0 | G^0 |
| 94 | 1 | VCCO (Bank 1) | - |
| 95 | 1 | TDO | - |
| 96 | 1 | VCC | - |
| 97 | 1 | GND | - |
| 98 | 1 | H14 | H^11 |
| 99 | 1 | H13 | H^10 |
| 100 | 1 | H12 | H^9 |
| 101 | 1 | H10 | H^8 |
| 102 | 1 | H9 | H^7 |
| 103 | 1 | H8 | H^6 |
| 104 | 1 | GND (Bank 1) | - |

**ispMACH 4064Z, 4128Z and 4256Z Logic Signal Connections:
132-Ball csBGA (Cont.)**

| Ball Number | Bank Number | ispMACH 4064Z | | ispMACH 4128Z | | ispMACH 4256Z | |
|-------------|-------------|---------------|------|---------------|------|---------------|-----|
| | | GLB/MC/Pad | ORP | GLB/MC/Pad | ORP | GLB/MC/Pad | ORP |
| E3 | 0 | NC | - | B8 | B^6 | D12 | D^6 |
| F2 | 0 | A12 | A^12 | B9 | B^7 | D10 | D^5 |
| F1 | 0 | A13 | A^13 | B10 | B^8 | D8 | D^4 |
| F3 | 0 | A14 | A^14 | B12 | B^9 | D6 | D^3 |
| G1 | 0 | A15 | A^15 | B13 | B^10 | D4 | D^2 |
| G2 | 0 | I | - | B14 | B^11 | D2 | D^1 |
| G3 | 0 | VCCO (Bank 0) | - | VCCO (Bank 0) | - | VCCO (Bank 0) | - |
| H2 | 0 | NC | - | C14 | C^11 | E2 | E^1 |
| H1 | 0 | B15 | B^15 | C13 | C^10 | E4 | E^2 |
| H3 | 0 | B14 | B^14 | C12 | C^9 | E6 | E^3 |
| J1 | 0 | B13 | B^13 | C10 | C^8 | E8 | E^4 |
| J2 | 0 | B12 | B^12 | C9 | C^7 | E10 | E^5 |
| J3 | 0 | NC | - | C8 | C^6 | E12 | E^6 |
| K2 | 0 | GND (Bank 0) | - | GND (Bank 0) | - | GND (Bank 0) | - |
| K1 | 0 | NC | - | C6 | C^5 | F2 | F^1 |
| K3 | 0 | B11 | B^11 | C5 | C^4 | F4 | F^2 |
| L2 | 0 | B10 | B^10 | C4 | C^3 | F6 | F^3 |
| L1 | 0 | B9 | B^9 | C2 | C^2 | F8 | F^4 |
| L3 | 0 | B8 | B^8 | C1 | C^1 | F10 | F^5 |
| M1 | 0 | I | - | C0 | C^0 | F12 | F^6 |
| M2 | 0 | NC | - | VCCO (Bank 0) | - | VCCO (Bank 0) | - |
| N1 | - | TCK | - | TCK | - | TCK | - |
| P1 | - | VCC | - | VCC | - | VCC | - |
| P2 | - | GND | - | GND | - | GND | - |
| N2 | 0 | I | - | D14 | D^11 | G12 | G^6 |
| P3 | 0 | B7 | B^7 | D13 | D^10 | G10 | G^5 |
| M3 | 0 | B6 | B^6 | D12 | D^9 | G8 | G^4 |
| N3 | 0 | B5 | B^5 | D10 | D^8 | G6 | G^3 |
| P4 | 0 | B4 | B^4 | D9 | D^7 | G4 | G^2 |
| M4 | 0 | NC | - | D8 | D^6 | G2 | G^1 |
| N4 | 0 | GND (Bank 0) | - | GND (Bank 0) | - | GND (Bank 0) | - |
| P5 | 0 | VCCO (Bank 0) | - | VCCO (Bank 0) | - | VCCO (Bank 0) | - |
| N5 | 0 | NC | - | D6 | D^5 | H12 | H^6 |
| M5 | 0 | B3 | B^3 | D5 | D^4 | H10 | H^5 |
| N6 | 0 | B2 | B^2 | D4 | D^3 | H8 | H^4 |
| P6 | 0 | B1 | B^1 | D2 | D^2 | H6 | H^3 |
| M6 | 0 | B0 | B^0 | D1 | D^1 | H4 | H^2 |
| P7 | 0 | NC | - | D0 | D^0 | H2 | H^1 |
| N7 | 0 | CLK1/I | - | CLK1/I | - | CLK1/I | - |
| M7 | 1 | CLK2/I | - | CLK2/I | - | CLK2/I | - |
| N8 | - | VCC | - | VCC | - | VCC | - |

**ispMACH 4256V/B/C, 4384V/B/C, 4512V/B/C Logic Signal Connections:
256-Ball ftBGA/fpBGA (Cont.)**

| Ball Number | I/O Bank | ispMACH 4256V/B/C 128-I/O | | ispMACH 4256V/B/C 160-I/O | | ispMACH 4384V/B/C | | ispMACH 4512V/B/C | |
|-------------|----------|------------------------------|-----|------------------------------|-----|-------------------|------|-------------------|------|
| | | GLB/MC/Pad | ORP | GLB/MC/Pad | ORP | GLB/MC/Pad | ORP | GLB/MC/Pad | ORP |
| R5 | 0 | NC | - | NC | - | NC | - | L4 | L^1 |
| T5 | 0 | NC | - | NC | - | I2 | I^1 | L8 | L^2 |
| R6 | 0 | NC | - | NC | - | I0 | I^0 | L12 | L^3 |
| T6 | 0 | NC | - | H14 | H^9 | G12 | G^6 | M8 | M^2 |
| N7 | 0 | NC | - | H12 | H^8 | G14 | G^7 | M12 | M^3 |
| P7 | 0 | H14 | H^7 | H10 | H^7 | L14 | L^7 | P14 | P^7 |
| R7 | 0 | H12 | H^6 | H9 | H^6 | L12 | L^6 | P12 | P^6 |
| L8 | 0 | H10 | H^5 | H8 | H^5 | L10 | L^5 | P10 | P^5 |
| T7 | 0 | H8 | H^4 | H6 | H^4 | L8 | L^4 | P8 | P^4 |
| M8 | 0 | H6 | H^3 | H4 | H^3 | L6 | L^3 | P6 | P^3 |
| N8 | 0 | H4 | H^2 | H2 | H^2 | L4 | L^2 | P4 | P^2 |
| R8 | 0 | H2 | H^1 | H1 | H^1 | L2 | L^1 | P2 | P^1 |
| P8 | 0 | H0 | H^0 | H0 | H^0 | L0 | L^0 | P0 | P^0 |
| - | - | GND | - | GND | - | GND | - | GND | - |
| T8 | 0 | CLK1/I | - | CLK1/I | - | CLK1/I | - | CLK1/I | - |
| - | 1 | GND (Bank 1) | - | GND (Bank 1) | - | GND (Bank 1) | - | GND (Bank 1) | - |
| N9 | 1 | CLK2/I | - | CLK2/I | - | CLK2/I | - | CLK2/I | - |
| - | - | VCC | - | VCC | - | VCC | - | VCC | - |
| P9 | 1 | I0 | I^0 | I0 | I^0 | M0 | M^0 | AX0 | AX^0 |
| R9 | 1 | I2 | I^1 | I1 | I^1 | M2 | M^1 | AX2 | AX^1 |
| T9 | 1 | I4 | I^2 | I2 | I^2 | M4 | M^2 | AX4 | AX^2 |
| T10 | 1 | I6 | I^3 | I4 | I^3 | M6 | M^3 | AX6 | AX^3 |
| R10 | 1 | I8 | I^4 | I6 | I^4 | M8 | M^4 | AX8 | AX^4 |
| M9 | 1 | I10 | I^5 | I8 | I^5 | M10 | M^5 | AX10 | AX^5 |
| P10 | 1 | I12 | I^6 | I9 | I^6 | M12 | M^6 | AX12 | AX^6 |
| L9 | 1 | I14 | I^7 | I10 | I^7 | M14 | M^7 | AX14 | AX^7 |
| N10 | 1 | NC | - | I12 | I^8 | BX14 | BX^7 | DX0 | DX^0 |
| T11 | 1 | NC | - | I14 | I^9 | BX12 | BX^6 | DX4 | DX^1 |
| R11 | 1 | NC | - | NC | - | P0 | P^0 | EX0 | EX^0 |
| T12 | 1 | NC | - | NC | - | P2 | P^1 | EX4 | EX^1 |
| N12 | 1 | NC | - | NC | - | NC | - | EX8 | EX^2 |
| - | 1 | VCCO (Bank 1) | - | VCCO (Bank 1) | - | VCCO (Bank 1) | - | VCCO (Bank 1) | - |
| - | 1 | GND (Bank 1) | - | GND (Bank 1) | - | GND (Bank 1) | - | GND (Bank 1) | - |
| R12 | 1 | NC | - | NC | - | NC | - | EX12 | EX^3 |
| T13 | 1 | NC | - | J0 | J^0 | BX10 | BX^5 | DX8 | DX^2 |
| P12 | 1 | NC | - | J1 | J^1 | BX8 | BX^4 | DX12 | DX^3 |
| M10 | 1 | J0 | J^0 | J2 | J^2 | N0 | N^0 | BX0 | BX^0 |
| R13 | 1 | J2 | J^1 | J4 | J^3 | N2 | N^1 | BX2 | BX^1 |
| L10 | 1 | J4 | J^2 | J6 | J^4 | N4 | N^2 | BX4 | BX^2 |
| T14 | 1 | J6 | J^3 | J8 | J^5 | N6 | N^3 | BX6 | BX^3 |
| M11 | 1 | J8 | J^4 | J9 | J^6 | N8 | N^4 | BX8 | BX^4 |

ispMACH 4000C (1.8V) Industrial Devices

| Family | Part Number | Macrocells | Voltage | t _{PD} | Package | Pin/Ball Count | I/O | Grade |
|---------|-------------------------------|------------|---------|-----------------|---------|----------------|-----|-------|
| LC4032C | LC4032C-5T48I | 32 | 1.8 | 5 | TQFP | 48 | 32 | I |
| | LC4032C-75T48I | 32 | 1.8 | 7.5 | TQFP | 48 | 32 | I |
| | LC4032C-10T48I | 32 | 1.8 | 10 | TQFP | 48 | 32 | I |
| | LC4032C-5T44I | 32 | 1.8 | 5 | TQFP | 44 | 30 | I |
| | LC4032C-75T44I | 32 | 1.8 | 7.5 | TQFP | 44 | 30 | I |
| | LC4032C-10T44I | 32 | 1.8 | 10 | TQFP | 44 | 30 | I |
| LC4064C | LC4064C-5T100I | 64 | 1.8 | 5 | TQFP | 100 | 64 | I |
| | LC4064C-75T100I | 64 | 1.8 | 7.5 | TQFP | 100 | 64 | I |
| | LC4064C-10T100I | 64 | 1.8 | 10 | TQFP | 100 | 64 | I |
| | LC4064C-5T48I | 64 | 1.8 | 5 | TQFP | 48 | 32 | I |
| | LC4064C-75T48I | 64 | 1.8 | 7.5 | TQFP | 48 | 32 | I |
| | LC4064C-10T48I | 64 | 1.8 | 10 | TQFP | 48 | 32 | I |
| | LC4064C-5T44I | 64 | 1.8 | 5 | TQFP | 44 | 30 | I |
| | LC4064C-75T44I | 64 | 1.8 | 7.5 | TQFP | 44 | 30 | I |
| | LC4064C-10T44I | 64 | 1.8 | 10 | TQFP | 44 | 30 | I |
| LC4128C | LC4128C-5T128I | 128 | 1.8 | 5 | TQFP | 128 | 92 | I |
| | LC4128C-75T128I | 128 | 1.8 | 7.5 | TQFP | 128 | 92 | I |
| | LC4128C-10T128I | 128 | 1.8 | 10 | TQFP | 128 | 92 | I |
| | LC4128C-5T100I | 128 | 1.8 | 5 | TQFP | 100 | 64 | I |
| | LC4128C-75T100I | 128 | 1.8 | 7.5 | TQFP | 100 | 64 | I |
| | LC4128C-10T100I | 128 | 1.8 | 10 | TQFP | 100 | 64 | I |
| LC4256C | LC4256C-5FT256AI | 256 | 1.8 | 5 | ftBGA | 256 | 128 | I |
| | LC4256C-75FT256AI | 256 | 1.8 | 7.5 | ftBGA | 256 | 128 | I |
| | LC4256C-10FT256AI | 256 | 1.8 | 10 | ftBGA | 256 | 128 | I |
| | LC4256C-5FT256BI | 256 | 1.8 | 5 | ftBGA | 256 | 160 | I |
| | LC4256C-75FT256BI | 256 | 1.8 | 7.5 | ftBGA | 256 | 160 | I |
| | LC4256C-10FT256BI | 256 | 1.8 | 10 | ftBGA | 256 | 160 | I |
| | LC4256C-5F256AI ¹ | 256 | 1.8 | 5 | fpBGA | 256 | 128 | I |
| | LC4256C-75F256AI ¹ | 256 | 1.8 | 7.5 | fpBGA | 256 | 128 | I |
| | LC4256C-10F256AI ¹ | 256 | 1.8 | 10 | fpBGA | 256 | 128 | I |
| | LC4256C-5F256BI ¹ | 256 | 1.8 | 5 | fpBGA | 256 | 160 | I |
| | LC4256C-75F256BI ¹ | 256 | 1.8 | 7.5 | fpBGA | 256 | 160 | I |
| | LC4256C-10F256BI ¹ | 256 | 1.8 | 10 | fpBGA | 256 | 160 | I |
| | LC4256C-5T176I | 256 | 1.8 | 5 | TQFP | 176 | 128 | I |
| | LC4256C-75T176I | 256 | 1.8 | 7.5 | TQFP | 176 | 128 | I |
| | LC4256C-10T176I | 256 | 1.8 | 10 | TQFP | 176 | 128 | I |
| | LC4256C-5T100I | 256 | 1.8 | 5 | TQFP | 100 | 64 | I |
| | LC4256C-75T100I | 256 | 1.8 | 7.5 | TQFP | 100 | 64 | I |
| | LC4256C-10T100I | 256 | 1.8 | 10 | TQFP | 100 | 64 | I |

ispMACH 4000B (2.5V) Commercial Devices (Cont.)

| Device | Part Number | Macrocells | Voltage | t _{PD} | Package | Pin/Ball Count | I/O | Grade |
|---------|-------------------------------|------------|---------|-----------------|---------|----------------|-----|-------|
| LC4256B | LC4256B-3FT256AC | 256 | 2.5 | 3 | ftBGA | 256 | 128 | C |
| | LC4256B-5FT256AC | 256 | 2.5 | 5 | ftBGA | 256 | 128 | C |
| | LC4256B-75FT256AC | 256 | 2.5 | 7.5 | ftBGA | 256 | 128 | C |
| | LC4256B-3FT256BC | 256 | 2.5 | 3 | ftBGA | 256 | 160 | C |
| | LC4256B-5FT256BC | 256 | 2.5 | 5 | ftBGA | 256 | 160 | C |
| | LC4256B-75FT256BC | 256 | 2.5 | 7.5 | ftBGA | 256 | 160 | C |
| | LC4256B-3F256AC ¹ | 256 | 2.5 | 3 | fpBGA | 256 | 128 | C |
| | LC4256B-5F256AC ¹ | 256 | 2.5 | 5 | fpBGA | 256 | 128 | C |
| | LC4256B-75F256AC ¹ | 256 | 2.5 | 7.5 | fpBGA | 256 | 128 | C |
| | LC4256B-3F256BC ¹ | 256 | 2.5 | 3 | fpBGA | 256 | 160 | C |
| | LC4256B-5F256BC ¹ | 256 | 2.5 | 5 | fpBGA | 256 | 160 | C |
| | LC4256B-75F256BC ¹ | 256 | 2.5 | 7.5 | fpBGA | 256 | 160 | C |
| | LC4256B-3T176C | 256 | 2.5 | 3 | TQFP | 176 | 128 | C |
| | LC4256B-5T176C | 256 | 2.5 | 5 | TQFP | 176 | 128 | C |
| | LC4256B-75T176C | 256 | 2.5 | 7.5 | TQFP | 176 | 128 | C |
| LC4384B | LC4384B-35FT256C | 384 | 2.5 | 3.5 | ftBGA | 256 | 192 | C |
| | LC4384B-5FT256C | 384 | 2.5 | 5 | ftBGA | 256 | 192 | C |
| | LC4384B-75FT256C | 384 | 2.5 | 7.5 | ftBGA | 256 | 192 | C |
| | LC4384B-35F256C ¹ | 384 | 2.5 | 3.5 | fpBGA | 256 | 192 | C |
| | LC4384B-5F256C ¹ | 384 | 2.5 | 5 | fpBGA | 256 | 192 | C |
| | LC4384B-75F256C ¹ | 384 | 2.5 | 7.5 | fpBGA | 256 | 192 | C |
| | LC4384B-35T176C | 384 | 2.5 | 3.5 | TQFP | 176 | 128 | C |
| | LC4384B-5T176C | 384 | 2.5 | 5 | TQFP | 176 | 128 | C |
| LC4512B | LC4512B-35FT256C | 512 | 2.5 | 3.5 | ftBGA | 256 | 208 | C |
| | LC4512B-5FT256C | 512 | 2.5 | 5 | ftBGA | 256 | 208 | C |
| | LC4512B-75FT256C | 512 | 2.5 | 7.5 | ftBGA | 256 | 208 | C |
| | LC4512B-35F256C ¹ | 512 | 2.5 | 3.5 | fpBGA | 256 | 208 | C |
| | LC4512B-5F256C ¹ | 512 | 2.5 | 5 | fpBGA | 256 | 208 | C |
| | LC4512B-75F256C ¹ | 512 | 2.5 | 7.5 | fpBGA | 256 | 208 | C |
| | LC4512B-35T176C | 512 | 2.5 | 3.5 | TQFP | 176 | 128 | C |
| | LC4512B-5T176C | 512 | 2.5 | 5 | TQFP | 176 | 128 | C |
| | LC4512B-75T176C | 512 | 2.5 | 7.5 | TQFP | 176 | 128 | C |

1. Use ftBGA package. fpBGA package devices have been discontinued via PCN#14A-07.

ispMACH 4000V (3.3V) Lead-Free Industrial Devices (Cont.)

| Device | Part Number | Macrocells | Voltage | t _{PD} | Package | Pin/Ball Count | I/O | Grade |
|---------|--------------------------------|------------|---------|-----------------|-----------------|----------------|-----|-------|
| LC4256V | LC4256V-5FTN256AI | 256 | 3.3 | 5 | Lead-free ftBGA | 256 | 128 | I |
| | LC4256V-75FTN256AI | 256 | 3.3 | 7.5 | Lead-free ftBGA | 256 | 128 | I |
| | LC4256V-10FTN256AI | 256 | 3.3 | 10 | Lead-free ftBGA | 256 | 128 | I |
| | LC4256V-5FTN256BI | 256 | 3.3 | 5 | Lead-free ftBGA | 256 | 160 | I |
| | LC4256V-75FTN256BI | 256 | 3.3 | 7.5 | Lead-free ftBGA | 256 | 160 | I |
| | LC4256V-10FTN256BI | 256 | 3.3 | 10 | Lead-free ftBGA | 256 | 160 | I |
| | LC4256V-5FN256AI ¹ | 256 | 3.3 | 5 | Lead-free fpBGA | 256 | 128 | I |
| | LC4256V-75FN256AI ¹ | 256 | 3.3 | 7.5 | Lead-free fpBGA | 256 | 128 | I |
| | LC4256V-10FN256AI ¹ | 256 | 3.3 | 10 | Lead-free fpBGA | 256 | 128 | I |
| | LC4256V-5FN256BI ¹ | 256 | 3.3 | 5 | Lead-free fpBGA | 256 | 160 | I |
| | LC4256V-75FN256BI ¹ | 256 | 3.3 | 7.5 | Lead-free fpBGA | 256 | 160 | I |
| | LC4256V-10FN256BI ¹ | 256 | 3.3 | 10 | Lead-free fpBGA | 256 | 160 | I |
| | LC4256V-5TN176I | 256 | 3.3 | 5 | Lead-free TQFP | 176 | 128 | I |
| | LC4256V-75TN176I | 256 | 3.3 | 7.5 | Lead-free TQFP | 176 | 128 | I |
| | LC4256V-10TN176I | 256 | 3.3 | 10 | Lead-free TQFP | 176 | 128 | I |
| | LC4256V-5TN144I | 256 | 3.3 | 5 | Lead-free TQFP | 144 | 96 | I |
| | LC4256V-75TN144I | 256 | 3.3 | 7.5 | Lead-free TQFP | 144 | 96 | I |
| | LC4256V-10TN144I | 256 | 3.3 | 10 | Lead-free TQFP | 144 | 96 | I |
| | LC4256V-5TN100I | 256 | 3.3 | 5 | Lead-free TQFP | 100 | 64 | I |
| | LC4256V-75TN100I | 256 | 3.3 | 7.5 | Lead-free TQFP | 100 | 64 | I |
| | LC4256V-10TN100I | 256 | 3.3 | 10 | Lead-free TQFP | 100 | 64 | I |
| LC4384V | LC4384V-5FTN256I | 384 | 3.3 | 5 | Lead-free ftBGA | 256 | 192 | I |
| | LC4384V-75FTN256I | 384 | 3.3 | 7.5 | Lead-free ftBGA | 256 | 192 | I |
| | LC4384V-10FTN256I | 384 | 3.3 | 10 | Lead-free ftBGA | 256 | 192 | I |
| | LC4384V-5FN256I ¹ | 384 | 3.3 | 5 | Lead-free fpBGA | 256 | 192 | I |
| | LC4384V-75FN256I ¹ | 384 | 3.3 | 7.5 | Lead-free fpBGA | 256 | 192 | I |
| | LC4384V-10FN256I ¹ | 384 | 3.3 | 10 | Lead-free fpBGA | 256 | 192 | I |
| | LC4384V-5TN176I | 384 | 3.3 | 5 | Lead-free TQFP | 176 | 128 | I |
| | LC4384V-75TN176I | 384 | 3.3 | 7.5 | Lead-free TQFP | 176 | 128 | I |
| LC4512V | LC4512V-5FTN256I | 512 | 3.3 | 5 | Lead-free ftBGA | 256 | 208 | I |
| | LC4512V-75FTN256I | 512 | 3.3 | 7.5 | Lead-free ftBGA | 256 | 208 | I |
| | LC4512V-10FTN256I | 512 | 3.3 | 10 | Lead-free ftBGA | 256 | 208 | I |
| | LC4512V-5FN256I ¹ | 512 | 3.3 | 5 | Lead-free fpBGA | 256 | 208 | I |
| | LC4512V-75FN256I ¹ | 512 | 3.3 | 7.5 | Lead-free fpBGA | 256 | 208 | I |
| | LC4512V-10FN256I ¹ | 512 | 3.3 | 10 | Lead-free fpBGA | 256 | 208 | I |
| | LC4512V-5TN176I | 512 | 3.3 | 5 | Lead-free TQFP | 176 | 128 | I |
| | LC4512V-75TN176I | 512 | 3.3 | 7.5 | Lead-free TQFP | 176 | 128 | I |
| | LC4512V-10TN176I | 512 | 3.3 | 10 | Lead-free TQFP | 176 | 128 | I |

1. Use ftBGA package. fpBGA package devices have been discontinued via PCN#14A-07.