



Welcome to [E-XFL.COM](https://www.e-xfl.com)

## Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

## Applications of Embedded - CPLDs

### Details

|                                 |                                                                                                                                                                     |
|---------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                  | Obsolete                                                                                                                                                            |
| Programmable Type               | In System Programmable                                                                                                                                              |
| Delay Time tpd(1) Max           | 3.5 ns                                                                                                                                                              |
| Voltage Supply - Internal       | 2.3V ~ 2.7V                                                                                                                                                         |
| Number of Logic Elements/Blocks | 32                                                                                                                                                                  |
| Number of Macrocells            | 512                                                                                                                                                                 |
| Number of Gates                 | -                                                                                                                                                                   |
| Number of I/O                   | 128                                                                                                                                                                 |
| Operating Temperature           | 0°C ~ 90°C (TJ)                                                                                                                                                     |
| Mounting Type                   | Surface Mount                                                                                                                                                       |
| Package / Case                  | 176-LQFP                                                                                                                                                            |
| Supplier Device Package         | 176-TQFP (24x24)                                                                                                                                                    |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4512b-35t176c">https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4512b-35t176c</a> |


**Table 5. Product Term Expansion Capability**

| Expansion Chains | Macrocells Associated with Expansion Chain (with Wrap Around) | Max PT/Macrocell |
|------------------|---------------------------------------------------------------|------------------|
| Chain-0          | M0 M4 M8 M12 M0                                               | 75               |
| Chain-1          | M1 M5 M9 M13 M1                                               | 80               |
| Chain-2          | M2 M6 M10 M14 M2                                              | 75               |
| Chain-3          | M3 M7 M11 M15 M3                                              | 70               |

Every time the super cluster allocator is used, there is an incremental delay of  $t_{EXP}$ . When the super cluster allocator is used, all destinations other than the one being steered to, are given the value of ground (i.e., if the super cluster is steered to M (n+4), then M (n) is ground).

## Macrocell

The 16 macrocells in the GLB are driven by the 16 outputs from the logic allocator. Each macrocell contains a programmable XOR gate, a programmable register/latch, along with routing for the logic and control functions. Figure 5 shows a graphical representation of the macrocell. The macrocells feed the ORP and GRP. A direct input from the I/O cell allows designers to use the macrocell to construct high-speed input registers. A programmable delay in this path allows designers to choose between the fastest possible set-up time and zero hold time.

**Figure 5. Macrocell**

## Enhanced Clock Multiplexer

The clock input to the flip-flop can select any of the four block clocks along with the shared PT clock, and true and complement forms of the optional individual term clock. An 8:1 multiplexer structure is used to select the clock. The eight sources for the clock multiplexer are as follows:

- Block CLK0
- Block CLK1

- Block CLK2
- Block CLK3
- PT Clock
- PT Clock Inverted
- Shared PT Clock
- Ground

### Clock Enable Multiplexer

Each macrocell has a 4:1 clock enable multiplexer. This allows the clock enable signal to be selected from the following four sources:

- PT Initialization/CE
- PT Initialization/CE Inverted
- Shared PT Clock
- Logic High

### Initialization Control


The ispMACH 4000 family architecture accommodates both block-level and macrocell-level set and reset capability. There is one block-level initialization term that is distributed to all macrocell registers in a GLB. At the macrocell level, two product terms can be “stolen” from the cluster associated with a macrocell to be used for set/reset functionality. A reset/preset swapping feature in each macrocell allows for reset and preset to be exchanged, providing flexibility.

Note that the reset/preset swapping selection feature affects power-up reset as well. All flip-flops power up to a known state for predictable system initialization. If a macrocell is configured to SET on a signal from the block-level initialization, then that macrocell will be SET during device power-up. If a macrocell is configured to RESET on a signal from the block-level initialization or is not configured for set/reset, then that macrocell will RESET on power-up. To guarantee initialization values, the  $V_{CC}$  rise must be monotonic, and the clock must be inactive until the reset delay time has elapsed.

### GLB Clock Generator

Each ispMACH 4000 device has up to four clock pins that are also routed to the GRP to be used as inputs. These pins drive a clock generator in each GLB, as shown in Figure 6. The clock generator provides four clock signals that can be used anywhere in the GLB. These four GLB clock signals can consist of a number of combinations of the true and complement edges of the global clock signals.

**Figure 6. GLB Clock Generator**



| I/O Cell | Available Macrocells                 |
|----------|--------------------------------------|
| I/O 0    | M0, M1, M2, M3, M4, M5, M6, M7       |
| I/O 1    | M1, M2, M3, M4, M5, M6, M7, M8       |
| I/O 2    | M2, M3, M4, M5, M6, M7, M8, M9       |
| I/O 3    | M4, M5, M6, M7, M8, M9, M10, M11     |
| I/O 4    | M5, M6, M7, M8, M9, M10, M11, M12    |
| I/O 5    | M6, M7, M8, M9, M10, M11, M12, M13   |
| I/O 6    | M8, M9, M10, M11, M12, M13, M14, M15 |
| I/O 7    | M9, M10, M11, M12, M13, M14, M15, M0 |
| I/O 8    | M10, M11, M12, M13, M14, M15, M0, M1 |
| I/O 9    | M12, M13, M14, M15, M0, M1, M2, M3   |
| I/O 10   | M13, M14, M15, M0, M1, M2, M3, M4    |
| I/O 11   | M14, M15, M0, M1, M2, M3, M4, M5     |


The ORP bypass and fast-path output multiplexer is a 4:1 multiplexer and allows the 5-PT fast path to bypass the ORP and be connected directly to the pin with either the regular output or the inverted output. This multiplexer also allows the register output to bypass the ORP to achieve faster  $t_{CO}$ .

The OE Routing Pool provides the corresponding local output enable (OE) product term to the I/O cell.

The I/O cell contains the following programmable elements: output buffer, input buffer, OE multiplexer and bus maintenance circuitry. Figure 8 details the I/O cell.

[illegible]

11

**Figure 10. Global OE Generation for ispMACH 4032**

## Zero Power/Low Power and Power Management

The ispMACH 4000 family is designed with high speed low power design techniques to offer both high speed and low power. With an advanced  $E^2$  low power cell and non sense-amplifier design approach (full CMOS logic approach), the ispMACH 4000 family offers SuperFAST pin-to-pin speeds, while simultaneously delivering low standby power without needing any “turbo bits” or other power management schemes associated with a traditional sense-amplifier approach.

The zero power ispMACH 4000Z is based on the 1.8V ispMACH 4000C family. With innovative circuit design changes, the ispMACH 4000Z family is able to achieve the industry’s “lowest static power”.

## IEEE 1149.1-Compliant Boundary Scan Testability

All ispMACH 4000 devices have boundary scan cells and are compliant to the IEEE 1149.1 standard. This allows functional testing of the circuit board on which the device is mounted through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test node data to be captured and shifted out for verification. In addition, these devices can be linked into a board-level serial scan path for more board-level testing. The test access port operates with an LVCMOS interface that corresponds to the power supply voltage.

## I/O Quick Configuration

To facilitate the most efficient board test, the physical nature of the I/O cells must be set before running any continuity tests. As these tests are fast, by nature, the overhead and time that is required for configuration of the I/Os’ physical nature should be minimal so that board test time is minimized. The ispMACH 4000 family of devices allows this by offering the user the ability to quickly configure the physical nature of the I/O cells. This quick configuration takes milliseconds to complete, whereas it takes seconds for the entire device to be programmed. Lattice’s ispVM<sup>®</sup> System programming software can either perform the quick configuration through the PC parallel port, or can generate the ATE or test vectors necessary for a third-party test system.

## Absolute Maximum Ratings<sup>1, 2, 3</sup>

|                                                       | ispMACH 4000C/Z<br>(1.8V) | ispMACH 4000B<br>(2.5V) | ispMACH 4000V<br>(3.3V) |
|-------------------------------------------------------|---------------------------|-------------------------|-------------------------|
| Supply Voltage ( $V_{CC}$ )                           | -0.5 to 2.5V              | -0.5 to 5.5V            | -0.5 to 5.5V            |
| Output Supply Voltage ( $V_{CCO}$ )                   | -0.5 to 4.5V              | -0.5 to 4.5V            | -0.5 to 4.5V            |
| Input or I/O Tristate Voltage Applied <sup>4, 5</sup> | -0.5 to 5.5V              | -0.5 to 5.5V            | -0.5 to 5.5V            |
| Storage Temperature                                   | -65 to 150°C              | -65 to 150°C            | -65 to 150°C            |
| Junction Temperature ( $T_j$ ) with Power Applied     | -55 to 150°C              | -55 to 150°C            | -55 to 150°C            |

1. Stress above those listed under the “Absolute Maximum Ratings” may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
2. Compliance with Lattice [Thermal Management](#) document is required.
3. All voltages referenced to GND.
4. Undershoot of -2V and overshoot of ( $V_{IH}$  (MAX) + 2V), up to a total pin voltage of 6.0V, is permitted for a duration of < 20ns.
5. Maximum of 64 I/Os per device with  $V_{IN} > 3.6V$  is allowed.

## Recommended Operating Conditions

| Symbol          | Parameter                         |                                                      | Min.                | Max. | Units |
|-----------------|-----------------------------------|------------------------------------------------------|---------------------|------|-------|
| V <sub>CC</sub> | Supply Voltage for 1.8V Devices   | ispMACH 4000C                                        | 1.65                | 1.95 | V     |
|                 |                                   | ispMACH 4000Z                                        | 1.7                 | 1.9  | V     |
|                 |                                   | ispMACH 4000Z, Extended Functional Voltage Operation | 1.6 <sup>1, 2</sup> | 1.9  | V     |
|                 | Supply Voltage for 2.5V Devices   |                                                      | 2.3                 | 2.7  | V     |
|                 | Supply Voltage for 3.3V Devices   |                                                      | 3.0                 | 3.6  | V     |
| T <sub>j</sub>  | Junction Temperature (Commercial) |                                                      | 0                   | 90   | C     |
|                 | Junction Temperature (Industrial) |                                                      | -40                 | 105  | C     |
|                 | Junction Temperature (Extended)   |                                                      | -40                 | 130  | C     |

1. Devices operating at 1.6V can expect performance degradation up to 35%.
2. Applicable for devices with 2004 date codes and later. Contact factory for ordering instructions.

## Erase Reprogram Specifications

| Parameter             | Min.  | Max. | Units  |
|-----------------------|-------|------|--------|
| Erase/Reprogram Cycle | 1,000 | —    | Cycles |

Note: Valid over commercial temperature range.

## Hot Socketing Characteristics<sup>1,2,3</sup>

| Symbol   | Parameter                    | Condition                                       | Min. | Typ.     | Max.      | Units   |
|----------|------------------------------|-------------------------------------------------|------|----------|-----------|---------|
| $I_{DK}$ | Input or I/O Leakage Current | $0 \leq V_{IN} \leq 3.0V$ , $T_j = 105^\circ C$ | —    | $\pm 30$ | $\pm 150$ | $\mu A$ |
|          |                              | $0 \leq V_{IN} \leq 3.0V$ , $T_j = 130^\circ C$ | —    | $\pm 30$ | $\pm 200$ | $\mu A$ |

1. Insensitive to sequence of  $V_{CC}$  or  $V_{CCO}$ . However, assumes monotonic rise/fall rates for  $V_{CC}$  and  $V_{CCO}$ , provided  $(V_{IN} - V_{CCO}) \leq 3.6V$ .
2.  $0 < V_{CC} < V_{CC} (MAX)$ ,  $0 < V_{CCO} < V_{CCO} (MAX)$ .
3.  $I_{DK}$  is additive to  $I_{PU}$ ,  $I_{PD}$  or  $I_{BH}$ . Device defaults to pull-up until fuse circuitry is active.

## ispMACH 4000Z Internal Timing Parameters

Over Recommended Operating Conditions

| Parameter             | Description                                                        | -35  |      | -37  |      | -42  |      | Units |
|-----------------------|--------------------------------------------------------------------|------|------|------|------|------|------|-------|
|                       |                                                                    | Min. | Max. | Min. | Max. | Min. | Max. |       |
| In/Out Delays         |                                                                    |      |      |      |      |      |      |       |
| t <sub>IN</sub>       | Input Buffer Delay                                                 | —    | 0.75 | —    | 0.80 | —    | 0.75 | ns    |
| t <sub>GOE</sub>      | Global OE Pin Delay                                                | —    | 2.25 | —    | 2.25 | —    | 2.30 | ns    |
| t <sub>GCLK_IN</sub>  | Global Clock Input Buffer Delay                                    | —    | 1.60 | —    | 1.60 | —    | 1.95 | ns    |
| t <sub>BUF</sub>      | Delay through Output Buffer                                        | —    | 0.75 | —    | 0.90 | —    | 0.90 | ns    |
| t <sub>EN</sub>       | Output Enable Time                                                 | —    | 2.25 | —    | 2.25 | —    | 2.50 | ns    |
| t <sub>DIS</sub>      | Output Disable Time                                                | —    | 1.35 | —    | 1.35 | —    | 2.50 | ns    |
| Routing/GLB Delays    |                                                                    |      |      |      |      |      |      |       |
| t <sub>ROUTE</sub>    | Delay through GRP                                                  | —    | 1.60 | —    | 1.60 | —    | 2.15 | ns    |
| t <sub>MCELL</sub>    | Macrocell Delay                                                    | —    | 0.65 | —    | 0.75 | —    | 0.85 | ns    |
| t <sub>INREG</sub>    | Input Buffer to Macrocell Register Delay                           | —    | 0.91 | —    | 1.00 | —    | 1.00 | ns    |
| t <sub>FBK</sub>      | Internal Feedback Delay                                            | —    | 0.05 | —    | 0.00 | —    | 0.00 | ns    |
| t <sub>PDb</sub>      | 5-PT Bypass Propagation Delay                                      | —    | 0.40 | —    | 0.40 | —    | 0.40 | ns    |
| t <sub>PDi</sub>      | Macrocell Propagation Delay                                        | —    | 0.25 | —    | 0.25 | —    | 0.65 | ns    |
| Register/Latch Delays |                                                                    |      |      |      |      |      |      |       |
| t <sub>S</sub>        | D-Register Setup Time (Global Clock)                               | 0.80 | —    | 0.95 | —    | 0.90 | —    | ns    |
| t <sub>S_PT</sub>     | D-Register Setup Time (Product Term Clock)                         | 1.35 | —    | 1.95 | —    | 1.90 | —    | ns    |
| t <sub>ST</sub>       | T-Register Setup Time (Global Clock)                               | 1.00 | —    | 1.15 | —    | 1.10 | —    | ns    |
| t <sub>ST_PT</sub>    | T-register Setup Time (Product Term Clock)                         | 1.55 | —    | 1.75 | —    | 2.10 | —    | ns    |
| t <sub>H</sub>        | D-Register Hold Time                                               | 1.40 | —    | 1.55 | —    | 1.80 | —    | ns    |
| t <sub>HT</sub>       | T-Resister Hold Time                                               | 1.40 | —    | 1.55 | —    | 1.80 | —    | ns    |
| t <sub>SIR</sub>      | D-Input Register Setup Time (Global Clock)                         | 0.94 | —    | 0.90 | —    | 1.50 | —    | ns    |
| t <sub>SIR_PT</sub>   | D-Input Register Setup Time (Product Term Clock)                   | 1.45 | —    | 1.45 | —    | 1.45 | —    | ns    |
| t <sub>HIR</sub>      | D-Input Register Hold Time (Global Clock)                          | 1.06 | —    | 1.20 | —    | 1.10 | —    | ns    |
| t <sub>HIR_PT</sub>   | D-Input Register Hold Time (Product Term Clock)                    | 0.88 | —    | 1.00 | —    | 1.00 | —    | ns    |
| t <sub>COi</sub>      | Register Clock to Output/Feedback MUX Time                         | —    | 0.65 | —    | 0.70 | —    | 0.65 | ns    |
| t <sub>CES</sub>      | Clock Enable Setup Time                                            | 1.00 | —    | 2.00 | —    | 2.00 | —    | ns    |
| t <sub>CEH</sub>      | Clock Enable Hold Time                                             | 0.00 | —    | 0.00 | —    | 0.00 | —    | ns    |
| t <sub>SL</sub>       | Latch Setup Time (Global Clock)                                    | 0.80 | —    | 0.95 | —    | 0.90 | —    | ns    |
| t <sub>SL_PT</sub>    | Latch Setup Time (Product Term Clock)                              | 1.55 | —    | 1.95 | —    | 1.90 | —    | ns    |
| t <sub>HL</sub>       | Latch Hold Time                                                    | 1.40 | —    | 1.80 | —    | 1.80 | —    | ns    |
| t <sub>GOi</sub>      | Latch Gate to Output/Feedback MUX Time                             | —    | 0.40 | —    | 0.33 | —    | 0.33 | ns    |
| t <sub>PDLi</sub>     | Propagation Delay through Transparent Latch to Output/Feedback MUX | —    | 0.30 | —    | 0.25 | —    | 0.25 | ns    |
| t <sub>SRI</sub>      | Asynchronous Reset or Set to Output/Feedback MUX Delay             | —    | 0.28 | —    | 0.28 | —    | 1.27 | ns    |
| t <sub>SRR</sub>      | Asynchronous Reset or Set Recovery Delay                           | —    | 2.00 | —    | 1.67 | —    | 1.80 | ns    |
| Control Delays        |                                                                    |      |      |      |      |      |      |       |
| t <sub>BCLK</sub>     | GLB PT Clock Delay                                                 | —    | 1.30 | —    | 1.50 | —    | 1.55 | ns    |
| t <sub>PTCLK</sub>    | Macrocell PT Clock Delay                                           | —    | 1.50 | —    | 1.70 | —    | 1.55 | ns    |
| t <sub>BSR</sub>      | GLB PT Set/Reset Delay                                             | —    | 1.10 | —    | 1.83 | —    | 1.83 | ns    |
| t <sub>PTSR</sub>     | Macrocell PT Set/Reset Delay                                       | —    | 1.22 | —    | 2.02 | —    | 1.83 | ns    |

---

**ispMACH 4000Z Internal Timing Parameters (Cont.)****Over Recommended Operating Conditions**

| Parameter                    | Description           | -45  |      | -5   |      | -75  |      | Units |
|------------------------------|-----------------------|------|------|------|------|------|------|-------|
|                              |                       | Min. | Max. | Min. | Max. | Min. | Max. |       |
| t <sub>P<sub>TOE</sub></sub> | Macrocell PT OE Delay | —    | 2.50 | —    | 2.70 | —    | 2.00 | ns    |

Note: Internal Timing Parameters are not tested and are for reference only. Refer to the timing model in this data sheet for further details.

Timing v.2.2



**ispMACH 4000Z Timing Adders <sup>1</sup>**

| Adder Type                        | Base Parameter                                            | Description                                | -35  |      | -37  |      | -42  |      | Units |
|-----------------------------------|-----------------------------------------------------------|--------------------------------------------|------|------|------|------|------|------|-------|
|                                   |                                                           |                                            | Min. | Max. | Min. | Max. | Min. | Max. |       |
| Optional Delay Adders             |                                                           |                                            |      |      |      |      |      |      |       |
| t <sub>INDIO</sub>                | t <sub>INREG</sub>                                        | Input register delay                       | —    | 1.00 | —    | 1.00 | —    | 1.30 | ns    |
| t <sub>EXP</sub>                  | t <sub>MCELL</sub>                                        | Product term expander delay                | —    | 0.40 | —    | 0.40 | —    | 0.45 | ns    |
| t <sub>ORP</sub>                  | —                                                         | Output routing pool delay                  | —    | 0.40 | —    | 0.40 | —    | 0.40 | ns    |
| t <sub>BLA</sub>                  | t <sub>ROUTE</sub>                                        | Additional block load-ing adder            | —    | 0.04 | —    | 0.05 | —    | 0.05 | ns    |
| t <sub>IOI</sub> Input Adjusters  |                                                           |                                            |      |      |      |      |      |      |       |
| LVTTTL_in                         | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVTTTL standard                      | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVC MOS33_in                      | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVC MOS 3.3 standard                 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVC MOS25_in                      | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVC MOS 2.5 standard                 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVC MOS18_in                      | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVC MOS 1.8 standard                 | —    | 0.00 | —    | 0.00 | —    | 0.00 | ns    |
| PCI_in                            | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using PCI compatible input                 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| t <sub>IOO</sub> Output Adjusters |                                                           |                                            |      |      |      |      |      |      |       |
| LVTTTL_out                        | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as TTL buffer            | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| LVC MOS33_out                     | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as 3.3V buffer           | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| LVC MOS25_out                     | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as 2.5V buffer           | —    | 0.10 | —    | 0.10 | —    | 0.10 | ns    |
| LVC MOS18_out                     | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as 1.8V buffer           | —    | 0.00 | —    | 0.00 | —    | 0.00 | ns    |
| PCI_out                           | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as PCI compatible buffer | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| Slow Slew                         | t <sub>BUF</sub> , t <sub>EN</sub>                        | Output configured for slow slew rate       | —    | 1.00 | —    | 1.00 | —    | 1.00 | ns    |

Note: Open drain timing is the same as corresponding LVC MOS timing.


Timing v.2.2

1. Refer to TN1004, [ispMACH 4000 Timing Model Design and Usage Guidelines](#) for information regarding the use of these adders.

Switching Test Conditions

Figure 12 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 11.

Figure 12. Output Test Load, LVTTTL and LVCMOS Standards



0213A/ispm4k

Table 11. Test Fixture Required Components

| Test Condition               | $R_1$        | $R_2$        | $C_L^1$ | Timing Ref.              | $V_{CCO}$          |
|------------------------------|--------------|--------------|---------|--------------------------|--------------------|
| LVCMOS I/O, (L -> H, H -> L) | 106 $\Omega$ | 106 $\Omega$ | 35pF    | LVCMOS 3.3 = 1.5V        | LVCMOS 3.3 = 3.0V  |
|                              |              |              |         | LVCMOS 2.5 = $V_{CCO}/2$ | LVCMOS 2.5 = 2.3V  |
|                              |              |              |         | LVCMOS 1.8 = $V_{CCO}/2$ | LVCMOS 1.8 = 1.65V |
| LVCMOS I/O (Z -> H)          | $\infty$     | 106 $\Omega$ | 35pF    | 1.5V                     | 3.0V               |
| LVCMOS I/O (Z -> L)          | 106 $\Omega$ | $\infty$     | 35pF    | 1.5V                     | 3.0V               |
| LVCMOS I/O (H -> Z)          | $\infty$     | 106 $\Omega$ | 5pF     | $V_{OH} - 0.3$           | 3.0V               |
| LVCMOS I/O (L -> Z)          | 106 $\Omega$ | $\infty$     | 5pF     | $V_{OL} + 0.3$           | 3.0V               |

1.  $C_L$  includes test fixtures and probe capacitance.

**ispMACH 4000V/B/C/Z Power Supply and NC Connections<sup>1</sup>**

| Signal                 | 44-pin TQFP <sup>2</sup> | 48-pin TQFP <sup>2</sup> | 56-ball csBGA <sup>3</sup>                        | 100-pin TQFP <sup>2</sup> | 128-pin TQFP <sup>2</sup> |
|------------------------|--------------------------|--------------------------|---------------------------------------------------|---------------------------|---------------------------|
| VCC                    | 11, 33                   | 12, 36                   | K2, A9                                            | 25, 40, 75, 90            | 32, 51, 96, 115           |
| VCCO0<br>VCCO (Bank 0) | 6                        | 6                        | F3                                                | 13, 33, 95                | 3, 17, 30, 41, 122        |
| VCCO1<br>VCCO (Bank 1) | 28                       | 30                       | E8                                                | 45, 63, 83                | 58, 67, 81, 94, 105       |
| GND                    | 12, 34                   | 13, 37                   | H3, C8                                            | 1, 26, 51, 76             | 1, 33, 65, 97             |
| GND (Bank 0)           | 5                        | 5                        | D3                                                | 7, 18, 32, 96             | 10, 24, 40, 113, 123      |
| GND (Bank 1)           | 27                       | 29                       | G8                                                | 46, 57, 68, 82            | 49, 59, 74, 88, 104       |
| NC                     | —                        | —                        | <b>4032Z:</b> A8, B10, E1,<br>E3, F8, F10, J1, K3 | —                         | —                         |

1. All grounds must be electrically connected at the board level. However, for the purposes of I/O current loading, grounds are associated with the bank shown.
2. Pin orientation follows the conventional order from pin 1 marking of the top side view and counter-clockwise.
3. Pin orientation A1 starts from the upper left corner of the top side view with alphabetical order ascending vertically and numerical order ascending horizontally.

**ispMACH 4032Z and 4064Z Logic Signal Connections: 56-Ball csBGA (Cont.)**

| Ball Number | Bank Number | ispMACH 4032Z   |                 | ispMACH 4064Z  |                |
|-------------|-------------|-----------------|-----------------|----------------|----------------|
|             |             | GLB/MC/Pad      | ORP             | GLB/MC/Pad     | ORP            |
| K5          | 0           | A15             | A <sup>15</sup> | B0             | B <sup>0</sup> |
| H6          | 0           | CLK1/I          | -               | CLK1/I         | -              |
| K6          | 1           | CLK2/I          | -               | CLK2/I         | -              |
| H7          | 1           | B0              | B <sup>0</sup>  | C0             | C <sup>0</sup> |
| K7          | 1           | B1              | B <sup>1</sup>  | C1             | C <sup>1</sup> |
| K8          | 1           | B2              | B <sup>2</sup>  | C2             | C <sup>2</sup> |
| K9          | 1           | B3              | B <sup>3</sup>  | C4             | C <sup>3</sup> |
| K10         | 1           | B4              | B <sup>4</sup>  | C6             | C <sup>4</sup> |
| J10         | -           | TMS             | -               | TMS            | -              |
| H8          | 1           | B5              | B <sup>5</sup>  | C8             | C <sup>5</sup> |
| H10         | 1           | B6              | B <sup>6</sup>  | C10            | C <sup>6</sup> |
| G10         | 1           | B7              | B <sup>7</sup>  | C11            | C <sup>7</sup> |
| G8          | 1           | GND (Bank 1)    | -               | GND (Bank 1)   | -              |
| F8          | 1           | NC <sup>1</sup> | -               | I <sup>1</sup> | -              |
| F10         | 1           | NC <sup>1</sup> | -               | I <sup>1</sup> | -              |
| E8          | 1           | VCCO (Bank 1)   | -               | VCCO (Bank 1)  | -              |
| E10         | 1           | B8              | B <sup>8</sup>  | D15            | D <sup>7</sup> |
| D8          | 1           | B9              | B <sup>9</sup>  | D12            | D <sup>6</sup> |
| D10         | 1           | B10             | B <sup>10</sup> | D10            | D <sup>5</sup> |
| C10         | 1           | B11             | B <sup>11</sup> | D8             | D <sup>4</sup> |
| B10         | 1           | NC <sup>1</sup> | -               | I <sup>1</sup> | -              |
| A10         | -           | TDO             | -               | TDO            | -              |
| A9          | -           | VCC             | -               | VCC            | -              |
| C8          | -           | GND             | -               | GND            | -              |
| A8          | 1           | NC <sup>1</sup> | -               | I <sup>1</sup> | -              |
| A7          | 1           | B12             | B <sup>12</sup> | D6             | D <sup>3</sup> |
| C7          | 1           | B13             | B <sup>13</sup> | D4             | D <sup>2</sup> |
| C6          | 1           | B14             | B <sup>14</sup> | D2             | D <sup>1</sup> |
| A6          | 1           | B15/GOE1        | B <sup>15</sup> | D0/GOE1        | D <sup>0</sup> |
| C5          | 1           | CLK3/I          | -               | CLK3/I         | -              |
| A5          | 0           | CLK0/I          | -               | CLK0/I         | -              |
| C4          | 0           | A0/GOE0         | A <sup>0</sup>  | A0/GOE0        | A <sup>0</sup> |
| A4          | 0           | A1              | A <sup>1</sup>  | A1             | A <sup>1</sup> |
| A3          | 0           | A2              | A <sup>2</sup>  | A2             | A <sup>2</sup> |
| A2          | 0           | A3              | A <sup>3</sup>  | A4             | A <sup>3</sup> |
| A1          | 0           | A4              | A <sup>4</sup>  | A6             | A <sup>4</sup> |

1. For device migration considerations, these NC pins are input signal pins in ispMACH 4064Z devices.

**ispMACH 4128V/B/C Logic Signal Connections: 128-Pin TQFP (Cont.)**

| Pin Number | Bank Number | ispMACH 4128V/B/C |                 |
|------------|-------------|-------------------|-----------------|
|            |             | GLB/MC/Pad        | ORP             |
| 62         | 1           | E10               | E <sup>8</sup>  |
| 63         | 1           | E12               | E <sup>9</sup>  |
| 64         | 1           | E14               | E <sup>11</sup> |
| 65         | 1           | GND               | -               |
| 66         | 1           | TMS               | -               |
| 67         | 1           | VCCO (Bank 1)     | -               |
| 68         | 1           | F0                | F <sup>0</sup>  |
| 69         | 1           | F1                | F <sup>1</sup>  |
| 70         | 1           | F2                | F <sup>2</sup>  |
| 71         | 1           | F4                | F <sup>3</sup>  |
| 72         | 1           | F5                | F <sup>4</sup>  |
| 73         | 1           | F6                | F <sup>5</sup>  |
| 74         | 1           | GND (Bank 1)      | -               |
| 75         | 1           | F8                | F <sup>6</sup>  |
| 76         | 1           | F9                | F <sup>7</sup>  |
| 77         | 1           | F10               | F <sup>8</sup>  |
| 78         | 1           | F12               | F <sup>9</sup>  |
| 79         | 1           | F13               | F <sup>10</sup> |
| 80         | 1           | F14               | F <sup>11</sup> |
| 81         | 1           | VCCO (Bank 1)     | -               |
| 82         | 1           | G14               | G <sup>11</sup> |
| 83         | 1           | G13               | G <sup>10</sup> |
| 84         | 1           | G12               | G <sup>9</sup>  |
| 85         | 1           | G10               | G <sup>8</sup>  |
| 86         | 1           | G9                | G <sup>7</sup>  |
| 87         | 1           | G8                | G <sup>6</sup>  |
| 88         | 1           | GND (Bank 1)      | -               |
| 89         | 1           | G6                | G <sup>5</sup>  |
| 90         | 1           | G5                | G <sup>4</sup>  |
| 91         | 1           | G4                | G <sup>3</sup>  |
| 92         | 1           | G2                | G <sup>2</sup>  |
| 93         | 1           | G0                | G <sup>0</sup>  |
| 94         | 1           | VCCO (Bank 1)     | -               |
| 95         | 1           | TDO               | -               |
| 96         | 1           | VCC               | -               |
| 97         | 1           | GND               | -               |
| 98         | 1           | H14               | H <sup>11</sup> |
| 99         | 1           | H13               | H <sup>10</sup> |
| 100        | 1           | H12               | H <sup>9</sup>  |
| 101        | 1           | H10               | H <sup>8</sup>  |
| 102        | 1           | H9                | H <sup>7</sup>  |
| 103        | 1           | H8                | H <sup>6</sup>  |
| 104        | 1           | GND (Bank 1)      | -               |

**ispMACH 4064Z, 4128Z and 4256Z Logic Signal Connections:  
132-Ball csBGA (Cont.)**

| Ball Number | Bank Number | ispMACH 4064Z   |                 | ispMACH 4128Z   |                 | ispMACH 4256Z  |                |
|-------------|-------------|-----------------|-----------------|-----------------|-----------------|----------------|----------------|
|             |             | GLB/MC/Pad      | ORP             | GLB/MC/Pad      | ORP             | GLB/MC/Pad     | ORP            |
| P8          | 1           | NC <sup>1</sup> | -               | NC <sup>1</sup> | -               | I <sup>1</sup> | -              |
| M8          | 1           | NC              | -               | E0              | E <sup>0</sup>  | I2             | I <sup>1</sup> |
| P9          | 1           | C0              | C <sup>0</sup>  | E1              | E <sup>1</sup>  | I4             | I <sup>2</sup> |
| N9          | 1           | C1              | C <sup>1</sup>  | E2              | E <sup>2</sup>  | I6             | I <sup>3</sup> |
| M9          | 1           | C2              | C <sup>2</sup>  | E4              | E <sup>3</sup>  | I8             | I <sup>4</sup> |
| N10         | 1           | C3              | C <sup>3</sup>  | E5              | E <sup>4</sup>  | I10            | I <sup>5</sup> |
| P10         | 1           | NC              | -               | E6              | E <sup>5</sup>  | I12            | I <sup>6</sup> |
| M10         | 1           | VCCO (Bank 1)   | -               | VCCO (Bank 1)   | -               | VCCO (Bank 1)  | -              |
| N11         | 1           | GND (Bank 1)    | -               | GND (Bank 1)    | -               | GND (Bank 1)   | -              |
| P11         | 1           | NC              | -               | E8              | E <sup>6</sup>  | J2             | J <sup>1</sup> |
| M11         | 1           | C4              | C <sup>4</sup>  | E9              | E <sup>7</sup>  | J4             | J <sup>2</sup> |
| P12         | 1           | C5              | C <sup>5</sup>  | E10             | E <sup>8</sup>  | J6             | J <sup>3</sup> |
| N12         | 1           | C6              | C <sup>6</sup>  | E12             | E <sup>9</sup>  | J8             | J <sup>4</sup> |
| P13         | 1           | C7              | C <sup>7</sup>  | E13             | E <sup>10</sup> | J10            | J <sup>5</sup> |
| P14         | 1           | NC              | -               | E14             | E <sup>11</sup> | J12            | J <sup>6</sup> |
| N14         | -           | GND             | -               | GND             | -               | GND            | -              |
| N13         | -           | TMS             | -               | TMS             | -               | TMS            | -              |
| M14         | 1           | NC              | -               | VCCO (Bank 1)   | -               | VCCO (Bank 1)  | -              |
| M12         | 1           | NC              | -               | F0              | F <sup>0</sup>  | K12            | K <sup>6</sup> |
| M13         | 1           | C8              | C <sup>8</sup>  | F1              | F <sup>1</sup>  | K10            | K <sup>5</sup> |
| L14         | 1           | C9              | C <sup>9</sup>  | F2              | F <sup>2</sup>  | K8             | K <sup>4</sup> |
| L12         | 1           | C10             | C <sup>10</sup> | F4              | F <sup>3</sup>  | K6             | K <sup>3</sup> |
| L13         | 1           | C11             | C <sup>11</sup> | F5              | F <sup>4</sup>  | K4             | K <sup>2</sup> |
| K14         | 1           | NC              | -               | F6              | F <sup>5</sup>  | K2             | K <sup>1</sup> |
| K13         | 1           | GND (Bank 1)    | -               | GND (Bank 1)    | -               | GND (Bank 1)   | -              |
| K12         | 1           | NC              | -               | F8              | F <sup>6</sup>  | L12            | L <sup>6</sup> |
| J13         | 1           | C12             | C <sup>12</sup> | F9              | F <sup>7</sup>  | L10            | L <sup>5</sup> |
| J14         | 1           | C13             | C <sup>13</sup> | F10             | F <sup>8</sup>  | L8             | L <sup>4</sup> |
| J12         | 1           | C14             | C <sup>14</sup> | F12             | F <sup>9</sup>  | L6             | L <sup>3</sup> |
| H14         | 1           | C15             | C <sup>15</sup> | F13             | F <sup>10</sup> | L4             | L <sup>2</sup> |
| H13         | 1           | I               | -               | F14             | F <sup>11</sup> | L2             | L <sup>1</sup> |
| H12         | 1           | VCCO (Bank 1)   | -               | VCCO (Bank 1)   | -               | VCCO (Bank 1)  | -              |
| G13         | 1           | NC              | -               | G14             | G <sup>11</sup> | M2             | M <sup>1</sup> |
| G14         | 1           | NC              | -               | G13             | G <sup>10</sup> | M4             | M <sup>2</sup> |
| G12         | 1           | D15             | D <sup>15</sup> | G12             | G <sup>9</sup>  | M6             | M <sup>3</sup> |
| F14         | 1           | D14             | D <sup>14</sup> | G10             | G <sup>8</sup>  | M8             | M <sup>4</sup> |
| F13         | 1           | D13             | D <sup>13</sup> | G9              | G <sup>7</sup>  | M10            | M <sup>5</sup> |
| F12         | 1           | D12             | D <sup>12</sup> | G8              | G <sup>6</sup>  | M12            | M <sup>6</sup> |
| E13         | 1           | GND (Bank 1)    | -               | GND (Bank 1)    | -               | GND (Bank 1)   | -              |
| E14         | 1           | NC              | -               | G6              | G <sup>5</sup>  | N2             | N <sup>1</sup> |
| E12         | 1           | D11             | D <sup>11</sup> | G5              | G <sup>4</sup>  | N4             | N <sup>2</sup> |

**ispMACH 4128V and 4256V Logic Signal Connections: 144-Pin TQFP (Cont.)**

| Pin Number | Bank Number | ispMACH 4128V   |      | ispMACH 4256V  |     |
|------------|-------------|-----------------|------|----------------|-----|
|            |             | GLB/MC/Pad      | ORP  | GLB/MC/Pad     | ORP |
| 129        | -           | VCC             | -    | VCC            | -   |
| 130        | 0           | A0/GOE0         | A^0  | A2/GOE0        | A^1 |
| 131        | 0           | A1              | A^1  | A4             | A^2 |
| 132        | 0           | A2              | A^2  | A6             | A^3 |
| 133        | 0           | A4              | A^3  | A8             | A^4 |
| 134        | 0           | A5              | A^4  | A10            | A^5 |
| 135        | 0           | A6              | A^5  | A12            | A^6 |
| 136        | 0           | VCCO (Bank 0)   | -    | VCCO (Bank 0)  | -   |
| 137        | 0           | GND (Bank 0)    | -    | GND (Bank 0)   | -   |
| 138        | 0           | A8              | A^6  | B2             | B^1 |
| 139        | 0           | A9              | A^7  | B4             | B^2 |
| 140        | 0           | A10             | A^8  | B6             | B^3 |
| 141        | 0           | A12             | A^9  | B8             | B^4 |
| 142        | 0           | A13             | A^10 | B10            | B^5 |
| 143        | 0           | A14             | A^11 | B12            | B^6 |
| 144        | 0           | NC <sup>2</sup> | -    | I <sup>2</sup> | -   |

1. For device migration considerations, these NC pins are GND pins for I/O banks in ispMACH 4128V devices.

2. For device migration considerations, these NC pins are input signal pins in ispMACH 4256V devices.

**ispMACH 4256V/B/C/Z, 4384V/B/C, 4512V/B/C, Logic Signal Connections: 176-Pin TQFP**

| Pin Number | Bank Number | ispMACH 4256V/B/C/Z |     | ispMACH 4384V/B/C |     | ispMACH 4512V/B/C |     |
|------------|-------------|---------------------|-----|-------------------|-----|-------------------|-----|
|            |             | GLB/MC/Pad          | ORP | GLB/MC/Pad        | ORP | GLB/MC/Pad        | ORP |
| 1          | -           | NC                  | -   | NC                | -   | NC                | -   |
| 2          | -           | GND                 | -   | GND               | -   | GND               | -   |
| 3          | -           | TDI                 | -   | TDI               | -   | TDI               | -   |
| 4          | 0           | VCCO (Bank 0)       | -   | VCCO (Bank 0)     | -   | VCCO (Bank 0)     | -   |
| 5          | 0           | C14                 | C^7 | C14               | C^7 | C14               | C^7 |
| 6          | 0           | C12                 | C^6 | C12               | C^6 | C12               | C^6 |
| 7          | 0           | C10                 | C^5 | C10               | C^5 | C10               | C^5 |
| 8          | 0           | C8                  | C^4 | C8                | C^4 | C8                | C^4 |
| 9          | 0           | C6                  | C^3 | C6                | C^3 | C6                | C^3 |
| 10         | 0           | C4                  | C^2 | C4                | C^2 | C4                | C^2 |
| 11         | 0           | C2                  | C^1 | C2                | C^1 | C2                | C^1 |
| 12         | 0           | C0                  | C^0 | C0                | C^0 | C0                | C^0 |
| 13         | 0           | GND (Bank 0)        | -   | GND (Bank 0)      | -   | GND (Bank 0)      | -   |
| 14         | 0           | D14                 | D^7 | E14               | E^7 | G14               | G^7 |
| 15         | 0           | D12                 | D^6 | E12               | E^6 | G12               | G^6 |
| 16         | 0           | D10                 | D^5 | E10               | E^5 | G10               | G^5 |
| 17         | 0           | D8                  | D^4 | E8                | E^4 | G8                | G^4 |
| 18         | 0           | D6                  | D^3 | E6                | E^3 | G6                | G^3 |

**ispMACH 4256V/B/C/Z, 4384V/B/C, 4512V/B/C, Logic Signal Connections:  
176-Pin TQFP (Cont.)**

| Pin Number | Bank Number | ispMACH 4256V/B/C/Z |                | ispMACH 4384V/B/C |                | ispMACH 4512V/B/C |                 |
|------------|-------------|---------------------|----------------|-------------------|----------------|-------------------|-----------------|
|            |             | GLB/MC/Pad          | ORP            | GLB/MC/Pad        | ORP            | GLB/MC/Pad        | ORP             |
| 60         | 0           | H8                  | H <sup>4</sup> | L8                | L <sup>4</sup> | P8                | P <sup>4</sup>  |
| 61         | 0           | H6                  | H <sup>3</sup> | L6                | L <sup>3</sup> | P6                | P <sup>3</sup>  |
| 62         | 0           | H4                  | H <sup>2</sup> | L4                | L <sup>2</sup> | P4                | P <sup>2</sup>  |
| 63         | 0           | H2                  | H <sup>1</sup> | L2                | L <sup>1</sup> | P2                | P <sup>1</sup>  |
| 64         | 0           | H0                  | H <sup>0</sup> | L0                | L <sup>0</sup> | P0                | P <sup>0</sup>  |
| 65         | -           | GND                 | -              | GND               | -              | GND               | -               |
| 66         | 0           | CLK1/I              | -              | CLK1/I            | -              | CLK1/I            | -               |
| 67         | 1           | GND (Bank 1)        | -              | GND (Bank 1)      | -              | GND (Bank 1)      | -               |
| 68         | 1           | CLK2/I              | -              | CLK2/I            | -              | CLK2/I            | -               |
| 69         | -           | VCC                 | -              | VCC               | -              | VCC               | -               |
| 70         | 1           | I0                  | I <sup>0</sup> | M0                | M <sup>0</sup> | AX0               | AX <sup>0</sup> |
| 71         | 1           | I2                  | I <sup>1</sup> | M2                | M <sup>1</sup> | AX2               | AX <sup>1</sup> |
| 72         | 1           | I4                  | I <sup>2</sup> | M4                | M <sup>2</sup> | AX4               | AX <sup>2</sup> |
| 73         | 1           | I6                  | I <sup>3</sup> | M6                | M <sup>3</sup> | AX6               | AX <sup>3</sup> |
| 74         | 1           | I8                  | I <sup>4</sup> | M8                | M <sup>4</sup> | AX8               | AX <sup>4</sup> |
| 75         | 1           | I10                 | I <sup>5</sup> | M10               | M <sup>5</sup> | AX10              | AX <sup>5</sup> |
| 76         | 1           | I12                 | I <sup>6</sup> | M12               | M <sup>6</sup> | AX12              | AX <sup>6</sup> |
| 77         | 1           | I14                 | I <sup>7</sup> | M14               | M <sup>7</sup> | AX14              | AX <sup>7</sup> |
| 78         | 1           | VCCO (Bank 1)       | -              | VCCO (Bank 1)     | -              | VCCO (Bank 1)     | -               |
| 79         | 1           | GND (Bank 1)        | -              | GND (Bank 1)      | -              | GND (Bank 1)      | -               |
| 80         | 1           | J0                  | J <sup>0</sup> | N0                | N <sup>0</sup> | BX0               | BX <sup>0</sup> |
| 81         | 1           | J2                  | J <sup>1</sup> | N2                | N <sup>1</sup> | BX2               | BX <sup>1</sup> |
| 82         | 1           | J4                  | J <sup>2</sup> | N4                | N <sup>2</sup> | BX4               | BX <sup>2</sup> |
| 83         | 1           | J6                  | J <sup>3</sup> | N6                | N <sup>3</sup> | BX6               | BX <sup>3</sup> |
| 84         | 1           | J8                  | J <sup>4</sup> | N8                | N <sup>4</sup> | BX8               | BX <sup>4</sup> |
| 85         | 1           | J10                 | J <sup>5</sup> | N10               | N <sup>5</sup> | BX10              | BX <sup>5</sup> |
| 86         | 1           | J12                 | J <sup>6</sup> | N12               | N <sup>6</sup> | BX12              | BX <sup>6</sup> |
| 87         | 1           | J14                 | J <sup>7</sup> | N14               | N <sup>7</sup> | BX14              | BX <sup>7</sup> |
| 88         | -           | VCC                 | -              | VCC               | -              | VCC               | -               |
| 89         | -           | NC                  | -              | NC                | -              | NC                | -               |
| 90         | -           | GND                 | -              | GND               | -              | GND               | -               |
| 91         | -           | TMS                 | -              | TMS               | -              | TMS               | -               |
| 92         | 1           | VCCO (Bank 1)       | -              | VCCO (Bank 1)     | -              | VCCO (Bank 1)     | -               |
| 93         | 1           | K14                 | K <sup>7</sup> | O14               | O <sup>7</sup> | CX14              | CX <sup>7</sup> |
| 94         | 1           | K12                 | K <sup>6</sup> | O12               | O <sup>6</sup> | CX12              | CX <sup>6</sup> |
| 95         | 1           | K10                 | K <sup>5</sup> | O10               | O <sup>5</sup> | CX10              | CX <sup>5</sup> |
| 96         | 1           | K8                  | K <sup>4</sup> | O8                | O <sup>4</sup> | CX8               | CX <sup>4</sup> |
| 97         | 1           | K6                  | K <sup>3</sup> | O6                | O <sup>3</sup> | CX6               | CX <sup>3</sup> |
| 98         | 1           | K4                  | K <sup>2</sup> | O4                | O <sup>2</sup> | CX4               | CX <sup>2</sup> |
| 99         | 1           | K2                  | K <sup>1</sup> | O2                | O <sup>1</sup> | CX2               | CX <sup>1</sup> |
| 100        | 1           | K0                  | K <sup>0</sup> | O0                | O <sup>0</sup> | CX0               | CX <sup>0</sup> |



**ispMACH 4256V/B/C, 4384V/B/C, 4512V/B/C Logic Signal Connections:  
256-Ball ftBGA/fpBGA (Cont.)**

| Ball Number | I/O Bank | ispMACH 4256V/B/C<br>128-I/O |                | ispMACH 4256V/B/C<br>160-I/O |                | ispMACH 4384V/B/C |                | ispMACH 4512V/B/C |                |
|-------------|----------|------------------------------|----------------|------------------------------|----------------|-------------------|----------------|-------------------|----------------|
|             |          | GLB/MC/Pad                   | ORP            | GLB/MC/Pad                   | ORP            | GLB/MC/Pad        | ORP            | GLB/MC/Pad        | ORP            |
| E7          | 0        | NC                           | -              | B1                           | B <sup>1</sup> | F8                | F <sup>4</sup> | D12               | D <sup>3</sup> |
| A3          | 0        | B0                           | B <sup>0</sup> | B2                           | B <sup>2</sup> | B0                | B <sup>0</sup> | B0                | B <sup>0</sup> |
| F7          | 0        | B2                           | B <sup>1</sup> | B4                           | B <sup>3</sup> | B2                | B <sup>1</sup> | B2                | B <sup>1</sup> |
| B4          | 0        | B4                           | B <sup>2</sup> | B6                           | B <sup>4</sup> | B4                | B <sup>2</sup> | B4                | B <sup>2</sup> |
| C5          | 0        | B6                           | B <sup>3</sup> | B8                           | B <sup>5</sup> | B6                | B <sup>3</sup> | B6                | B <sup>3</sup> |
| A2          | 0        | B8                           | B <sup>4</sup> | B9                           | B <sup>6</sup> | B8                | B <sup>4</sup> | B8                | B <sup>4</sup> |
| E6          | 0        | B10                          | B <sup>5</sup> | B10                          | B <sup>7</sup> | B10               | B <sup>5</sup> | B10               | B <sup>5</sup> |
| B3          | 0        | B12                          | B <sup>6</sup> | B12                          | B <sup>8</sup> | B12               | B <sup>6</sup> | B12               | B <sup>6</sup> |
| C4          | 0        | B14                          | B <sup>7</sup> | B14                          | B <sup>9</sup> | B14               | B <sup>7</sup> | B14               | B <sup>7</sup> |
| D4          | 0        | NC                           | -              | NC                           | -              | D10               | D <sup>5</sup> | F0                | F <sup>0</sup> |
| E5          | 0        | NC                           | -              | NC                           | -              | D8                | D <sup>4</sup> | F2                | F <sup>1</sup> |
| -           | -        | VCC                          | -              | VCC                          | -              | VCC               | -              | VCC               | -              |
| -           | -        | -                            | -              | -                            | -              | GND               | -              | GND               | -              |
| -           | 0        | -                            | -              | -                            | -              | GND (Bank 0)      | -              | GND (Bank 0)      | -              |

Note: VCC, VCCO and GND are tied together to their respective common signal on the package substrate. See Power Supply and NC Connections table for VCC/ VCCO/GND pin definitions.

## ispMACH 4000V (3.3V) Industrial Devices (Cont.)

| Family  | Part Number                   | Macrocells | Voltage | t <sub>PD</sub> | Package | Pin/Ball Count | I/O | Grade |
|---------|-------------------------------|------------|---------|-----------------|---------|----------------|-----|-------|
| LC4256V | LC4256V-5FT256AI              | 256        | 3.3     | 5               | ftBGA   | 256            | 128 | I     |
|         | LC4256V-75FT256AI             | 256        | 3.3     | 7.5             | ftBGA   | 256            | 128 | I     |
|         | LC4256V-10FT256AI             | 256        | 3.3     | 10              | ftBGA   | 256            | 128 | I     |
|         | LC4256V-5FT256BI              | 256        | 3.3     | 5               | ftBGA   | 256            | 160 | I     |
|         | LC4256V-75FT256BI             | 256        | 3.3     | 7.5             | ftBGA   | 256            | 160 | I     |
|         | LC4256V-10FT256BI             | 256        | 3.3     | 10              | ftBGA   | 256            | 160 | I     |
|         | LC4256V-5F256AI <sup>1</sup>  | 256        | 3.3     | 5               | fpBGA   | 256            | 128 | I     |
|         | LC4256V-75F256AI <sup>1</sup> | 256        | 3.3     | 7.5             | fpBGA   | 256            | 128 | I     |
|         | LC4256V-10F256AI <sup>1</sup> | 256        | 3.3     | 10              | fpBGA   | 256            | 128 | I     |
|         | LC4256V-5F256BI <sup>1</sup>  | 256        | 3.3     | 5               | fpBGA   | 256            | 160 | I     |
|         | LC4256V-75F256BI <sup>1</sup> | 256        | 3.3     | 7.5             | fpBGA   | 256            | 160 | I     |
|         | LC4256V-10F256BI <sup>1</sup> | 256        | 3.3     | 10              | fpBGA   | 256            | 160 | I     |
|         | LC4256V-5T176I                | 256        | 3.3     | 5               | TQFP    | 176            | 128 | I     |
|         | LC4256V-75T176I               | 256        | 3.3     | 7.5             | TQFP    | 176            | 128 | I     |
|         | LC4256V-10T176I               | 256        | 3.3     | 10              | TQFP    | 176            | 128 | I     |
|         | LC4256V-5T144I                | 256        | 3.3     | 5               | TQFP    | 144            | 96  | I     |
|         | LC4256V-75T144I               | 256        | 3.3     | 7.5             | TQFP    | 144            | 96  | I     |
|         | LC4256V-10T144I               | 256        | 3.3     | 10              | TQFP    | 144            | 96  | I     |
|         | LC4256V-5T100I                | 256        | 3.3     | 5               | TQFP    | 100            | 64  | I     |
|         | LC4256V-75T100I               | 256        | 3.3     | 7.5             | TQFP    | 100            | 64  | I     |
|         | LC4256V-10T100I               | 256        | 3.3     | 10              | TQFP    | 100            | 64  | I     |
| LC4384V | LC4384V-5FT256I               | 384        | 3.3     | 5               | ftBGA   | 256            | 192 | I     |
|         | LC4384V-75FT256I              | 384        | 3.3     | 7.5             | ftBGA   | 256            | 192 | I     |
|         | LC4384V-10FT256I              | 384        | 3.3     | 10              | ftBGA   | 256            | 192 | I     |
|         | LC4384V-5F256I <sup>1</sup>   | 384        | 3.3     | 5               | fpBGA   | 256            | 192 | I     |
|         | LC4384V-75F256I <sup>1</sup>  | 384        | 3.3     | 7.5             | fpBGA   | 256            | 192 | I     |
|         | LC4384V-10F256I <sup>1</sup>  | 384        | 3.3     | 10              | fpBGA   | 256            | 192 | I     |
|         | LC4384V-5T176I                | 384        | 3.3     | 5               | TQFP    | 176            | 128 | I     |
|         | LC4384V-75T176I               | 384        | 3.3     | 7.5             | TQFP    | 176            | 128 | I     |
|         | LC4384V-10T176I               | 384        | 3.3     | 10              | TQFP    | 176            | 128 | I     |
| LC4512V | LC4512V-5FT256I               | 512        | 3.3     | 5               | ftBGA   | 256            | 208 | I     |
|         | LC4512V-75FT256I              | 512        | 3.3     | 7.5             | ftBGA   | 256            | 208 | I     |
|         | LC4512V-10FT256I              | 512        | 3.3     | 10              | ftBGA   | 256            | 208 | I     |
|         | LC4512V-5F256I <sup>1</sup>   | 512        | 3.3     | 5               | fpBGA   | 256            | 208 | I     |
|         | LC4512V-75F256I <sup>1</sup>  | 512        | 3.3     | 7.5             | fpBGA   | 256            | 208 | I     |
|         | LC4512V-10F256I <sup>1</sup>  | 512        | 3.3     | 10              | fpBGA   | 256            | 208 | I     |
|         | LC4512V-5T176I                | 512        | 3.3     | 5               | TQFP    | 176            | 128 | I     |
|         | LC4512V-75T176I               | 512        | 3.3     | 7.5             | TQFP    | 176            | 128 | I     |
|         | LC4512V-10T176I               | 512        | 3.3     | 10              | TQFP    | 176            | 128 | I     |

1. Use ftBGA package. fpBGA package devices have been discontinued via PCN#14A-07.

**Lead-Free Packaging****ispMACH 4000Z (Zero Power, 1.8V) Lead-Free Commercial Devices**

| Device   | Part Number       | Macrocells | Voltage | t <sub>PD</sub> | Package         | Pin/Ball Count | I/O | Grade |
|----------|-------------------|------------|---------|-----------------|-----------------|----------------|-----|-------|
| LC4032ZC | LC4032ZC-35MN56C  | 32         | 1.8     | 3.5             | Lead-free csBGA | 56             | 32  | C     |
|          | LC4032ZC-5MN56C   | 32         | 1.8     | 5               | Lead-free csBGA | 56             | 32  | C     |
|          | LC4032ZC-75MN56C  | 32         | 1.8     | 7.5             | Lead-free csBGA | 56             | 32  | C     |
|          | LC4032ZC-35TN48C  | 32         | 1.8     | 3.5             | Lead-free TQFP  | 48             | 32  | C     |
|          | LC4032ZC-5TN48C   | 32         | 1.8     | 5               | Lead-free TQFP  | 48             | 32  | C     |
|          | LC4032ZC-75TN48C  | 32         | 1.8     | 7.5             | Lead-free TQFP  | 48             | 32  | C     |
| LC4064ZC | LC4064ZC-37MN132C | 64         | 1.8     | 3.7             | Lead-free csBGA | 132            | 64  | C     |
|          | LC4064ZC-5MN132C  | 64         | 1.8     | 5               | Lead-free csBGA | 132            | 64  | C     |
|          | LC4064ZC-75MN132C | 64         | 1.8     | 7.5             | Lead-free csBGA | 132            | 64  | C     |
|          | LC4064ZC-37TN100C | 64         | 1.8     | 3.7             | Lead-free TQFP  | 100            | 64  | C     |
|          | LC4064ZC-5TN100C  | 64         | 1.8     | 5               | Lead-free TQFP  | 100            | 64  | C     |
|          | LC4064ZC-75TN100C | 64         | 1.8     | 7.5             | Lead-free TQFP  | 100            | 64  | C     |
|          | LC4064ZC-37MN56C  | 64         | 1.8     | 3.7             | Lead-free csBGA | 56             | 32  | C     |
|          | LC4064ZC-5MN56C   | 64         | 1.8     | 5               | Lead-free csBGA | 56             | 32  | C     |
|          | LC4064ZC-75MN56C  | 64         | 1.8     | 7.5             | Lead-free csBGA | 56             | 32  | C     |
|          | LC4064ZC-37TN48C  | 64         | 1.8     | 3.7             | Lead-free TQFP  | 48             | 32  | C     |
|          | LC4064ZC-5TN48C   | 64         | 1.8     | 5               | Lead-free TQFP  | 48             | 32  | C     |
|          | LC4064ZC-75TN48C  | 64         | 1.8     | 7.5             | Lead-free TQFP  | 48             | 32  | C     |
| LC4128ZC | LC4128ZC-42MN132C | 128        | 1.8     | 4.2             | Lead-free csBGA | 132            | 96  | C     |
|          | LC4128ZC-75MN132C | 128        | 1.8     | 7.5             | Lead-free csBGA | 132            | 96  | C     |
|          | LC4128ZC-42TN100C | 128        | 1.8     | 4.2             | Lead-free TQFP  | 100            | 64  | C     |
|          | LC4128ZC-75TN100C | 128        | 1.8     | 7.5             | Lead-free TQFP  | 100            | 64  | C     |
| LC4256ZC | LC4256ZC-45TN176C | 256        | 1.8     | 4.5             | Lead-free TQFP  | 176            | 128 | C     |
|          | LC4256ZC-75TN176C | 256        | 1.8     | 7.5             | Lead-free TQFP  | 176            | 128 | C     |
|          | LC4256ZC-45MN132C | 256        | 1.8     | 4.5             | Lead-free csBGA | 132            | 96  | C     |
|          | LC4256ZC-75MN132C | 256        | 1.8     | 7.5             | Lead-free csBGA | 132            | 96  | C     |
|          | LC4256ZC-45TN100C | 256        | 1.8     | 4.5             | Lead-free TQFP  | 100            | 64  | C     |
|          | LC4256ZC-75TN100C | 256        | 1.8     | 7.5             | Lead-free TQFP  | 100            | 64  | C     |

**ispMACH 4000Z (Zero Power, 1.8V) Lead-Free Industrial Devices**

| Device   | Part Number      | Macrocells | Voltage | t <sub>PD</sub> | Package         | Pin/Ball Count | I/O | Grade |
|----------|------------------|------------|---------|-----------------|-----------------|----------------|-----|-------|
| LC4032ZC | LC4032ZC-5MN56I  | 32         | 1.8     | 5               | Lead-free csBGA | 56             | 32  | I     |
|          | LC4032ZC-75MN56I | 32         | 1.8     | 7.5             | Lead-free csBGA | 56             | 32  | I     |
|          | LC4032ZC-5TN48I  | 32         | 1.8     | 5               | Lead-free TQFP  | 48             | 32  | I     |
|          | LC4032ZC-75TN48I | 32         | 1.8     | 7.5             | Lead-free TQFP  | 48             | 32  | I     |

**ispMACH 4000Z (Zero Power, 1.8V) Lead-Free Industrial Devices (Cont.)**

| Device   | Part Number       | Macrocells | Voltage | t <sub>PD</sub> | Package         | Pin/Ball Count | I/O | Grade |
|----------|-------------------|------------|---------|-----------------|-----------------|----------------|-----|-------|
| LC4064ZC | LC4064ZC-5MN132I  | 64         | 1.8     | 5               | Lead-free csBGA | 132            | 64  | I     |
|          | LC4064ZC-75MN132I | 64         | 1.8     | 7.5             | Lead-free csBGA | 132            | 64  | I     |
|          | LC4064ZC-5TN100I  | 64         | 1.8     | 5               | Lead-free TQFP  | 100            | 64  | I     |
|          | LC4064ZC-75TN100I | 64         | 1.8     | 7.5             | Lead-free TQFP  | 100            | 64  | I     |
|          | LC4064ZC-5MN56I   | 64         | 1.8     | 5               | Lead-free csBGA | 56             | 32  | I     |
|          | LC4064ZC-75MN56I  | 64         | 1.8     | 7.5             | Lead-free csBGA | 56             | 32  | I     |
|          | LC4064ZC-5TN48I   | 64         | 1.8     | 5               | Lead-free TQFP  | 48             | 32  | I     |
|          | LC4064ZC-75TN48I  | 64         | 1.8     | 7.5             | Lead-free TQFP  | 48             | 32  | I     |
| LC4128ZC | LC4128ZC-75MN132I | 128        | 1.8     | 7.5             | Lead-free csBGA | 132            | 96  | I     |
|          | LC4128ZC-75TN100I | 128        | 1.8     | 7.5             | Lead-free TQFP  | 100            | 64  | I     |
| LC4256ZC | LC4256ZC-75TN176I | 256        | 1.8     | 7.5             | Lead-free TQFP  | 176            | 128 | I     |
|          | LC4256ZC-75MN132I | 256        | 1.8     | 7.5             | Lead-free csBGA | 132            | 96  | I     |
|          | LC4256ZC-75TN100I | 256        | 1.8     | 7.5             | Lead-free TQFP  | 100            | 64  | I     |

**ispMACH 4000Z (Zero Power, 1.8V) Lead-Free Extended Temperature Devices**

| Device   | Part Number       | Macrocells | Voltage | t <sub>PD</sub> | Package        | Pin/Ball Count | I/O | Grade |
|----------|-------------------|------------|---------|-----------------|----------------|----------------|-----|-------|
| LC4032ZC | LC4032ZC-75TN48E  | 32         | 1.8     | 7.5             | Lead-free TQFP | 48             | 32  | E     |
| LC4064ZC | LC4064ZC-75TN100E | 64         | 1.8     | 7.5             | Lead-free TQFP | 100            | 64  | E     |
|          | LC4064ZC-75TN48E  | 64         | 1.8     | 7.5             | Lead-free TQFP | 48             | 32  | E     |
| LC4128ZC | LC4128ZC-75TN100E | 128        | 1.8     | 7.5             | Lead-free TQFP | 100            | 64  | E     |
| LC4256ZC | LC4256ZC-75TN176E | 256        | 1.8     | 7.5             | Lead-free TQFP | 176            | 128 | E     |
|          | LC4256ZC-75TN100E | 256        | 1.8     | 7.5             | Lead-free TQFP | 100            | 64  | E     |

**ispMACH 4000C (1.8V) Lead-Free Commercial Devices**

| Device  | Part Number     | Macrocells | Voltage | t <sub>PD</sub> | Package        | Pin/Ball Count | I/O | Grade |
|---------|-----------------|------------|---------|-----------------|----------------|----------------|-----|-------|
| LC4032C | LC4032C-25TN48C | 32         | 1.8     | 2.5             | Lead-free TQFP | 48             | 32  | C     |
|         | LC4032C-5TN48C  | 32         | 1.8     | 5               | Lead-free TQFP | 48             | 32  | C     |
|         | LC4032C-75TN48C | 32         | 1.8     | 7.5             | Lead-free TQFP | 48             | 32  | C     |
|         | LC4032C-25TN44C | 32         | 1.8     | 2.5             | Lead-free TQFP | 44             | 30  | C     |
|         | LC4032C-5TN44C  | 32         | 1.8     | 5               | Lead-free TQFP | 44             | 30  | C     |
|         | LC4032C-75TN44C | 32         | 1.8     | 7.5             | Lead-free TQFP | 44             | 30  | C     |

## ispMACH 4000V (3.3V) Lead-Free Industrial Devices (Cont.)

| Device  | Part Number                    | Macrocells | Voltage | t <sub>PD</sub> | Package         | Pin/Ball Count | I/O | Grade |
|---------|--------------------------------|------------|---------|-----------------|-----------------|----------------|-----|-------|
| LC4256V | LC4256V-5FTN256AI              | 256        | 3.3     | 5               | Lead-free ftBGA | 256            | 128 | I     |
|         | LC4256V-75FTN256AI             | 256        | 3.3     | 7.5             | Lead-free ftBGA | 256            | 128 | I     |
|         | LC4256V-10FTN256AI             | 256        | 3.3     | 10              | Lead-free ftBGA | 256            | 128 | I     |
|         | LC4256V-5FTN256BI              | 256        | 3.3     | 5               | Lead-free ftBGA | 256            | 160 | I     |
|         | LC4256V-75FTN256BI             | 256        | 3.3     | 7.5             | Lead-free ftBGA | 256            | 160 | I     |
|         | LC4256V-10FTN256BI             | 256        | 3.3     | 10              | Lead-free ftBGA | 256            | 160 | I     |
|         | LC4256V-5FN256AI <sup>1</sup>  | 256        | 3.3     | 5               | Lead-free fpBGA | 256            | 128 | I     |
|         | LC4256V-75FN256AI <sup>1</sup> | 256        | 3.3     | 7.5             | Lead-free fpBGA | 256            | 128 | I     |
|         | LC4256V-10FN256AI <sup>1</sup> | 256        | 3.3     | 10              | Lead-free fpBGA | 256            | 128 | I     |
|         | LC4256V-5FN256BI <sup>1</sup>  | 256        | 3.3     | 5               | Lead-free fpBGA | 256            | 160 | I     |
|         | LC4256V-75FN256BI <sup>1</sup> | 256        | 3.3     | 7.5             | Lead-free fpBGA | 256            | 160 | I     |
|         | LC4256V-10FN256BI <sup>1</sup> | 256        | 3.3     | 10              | Lead-free fpBGA | 256            | 160 | I     |
|         | LC4256V-5TN176I                | 256        | 3.3     | 5               | Lead-free TQFP  | 176            | 128 | I     |
|         | LC4256V-75TN176I               | 256        | 3.3     | 7.5             | Lead-free TQFP  | 176            | 128 | I     |
|         | LC4256V-10TN176I               | 256        | 3.3     | 10              | Lead-free TQFP  | 176            | 128 | I     |
|         | LC4256V-5TN144I                | 256        | 3.3     | 5               | Lead-free TQFP  | 144            | 96  | I     |
|         | LC4256V-75TN144I               | 256        | 3.3     | 7.5             | Lead-free TQFP  | 144            | 96  | I     |
|         | LC4256V-10TN144I               | 256        | 3.3     | 10              | Lead-free TQFP  | 144            | 96  | I     |
|         | LC4256V-5TN100I                | 256        | 3.3     | 5               | Lead-free TQFP  | 100            | 64  | I     |
|         | LC4256V-75TN100I               | 256        | 3.3     | 7.5             | Lead-free TQFP  | 100            | 64  | I     |
|         | LC4256V-10TN100I               | 256        | 3.3     | 10              | Lead-free TQFP  | 100            | 64  | I     |
| LC4384V | LC4384V-5FTN256I               | 384        | 3.3     | 5               | Lead-free ftBGA | 256            | 192 | I     |
|         | LC4384V-75FTN256I              | 384        | 3.3     | 7.5             | Lead-free ftBGA | 256            | 192 | I     |
|         | LC4384V-10FTN256I              | 384        | 3.3     | 10              | Lead-free ftBGA | 256            | 192 | I     |
|         | LC4384V-5FN256I <sup>1</sup>   | 384        | 3.3     | 5               | Lead-free fpBGA | 256            | 192 | I     |
|         | LC4384V-75FN256I <sup>1</sup>  | 384        | 3.3     | 7.5             | Lead-free fpBGA | 256            | 192 | I     |
|         | LC4384V-10FN256I <sup>1</sup>  | 384        | 3.3     | 10              | Lead-free fpBGA | 256            | 192 | I     |
|         | LC4384V-5TN176I                | 384        | 3.3     | 5               | Lead-free TQFP  | 176            | 128 | I     |
|         | LC4384V-75TN176I               | 384        | 3.3     | 7.5             | Lead-free TQFP  | 176            | 128 | I     |
|         | LC4384V-10TN176I               | 384        | 3.3     | 10              | Lead-free TQFP  | 176            | 128 | I     |
| LC4512V | LC4512V-5FTN256I               | 512        | 3.3     | 5               | Lead-free ftBGA | 256            | 208 | I     |
|         | LC4512V-75FTN256I              | 512        | 3.3     | 7.5             | Lead-free ftBGA | 256            | 208 | I     |
|         | LC4512V-10FTN256I              | 512        | 3.3     | 10              | Lead-free ftBGA | 256            | 208 | I     |
|         | LC4512V-5FN256I <sup>1</sup>   | 512        | 3.3     | 5               | Lead-free fpBGA | 256            | 208 | I     |
|         | LC4512V-75FN256I <sup>1</sup>  | 512        | 3.3     | 7.5             | Lead-free fpBGA | 256            | 208 | I     |
|         | LC4512V-10FN256I <sup>1</sup>  | 512        | 3.3     | 10              | Lead-free fpBGA | 256            | 208 | I     |
|         | LC4512V-5TN176I                | 512        | 3.3     | 5               | Lead-free TQFP  | 176            | 128 | I     |
|         | LC4512V-75TN176I               | 512        | 3.3     | 7.5             | Lead-free TQFP  | 176            | 128 | I     |
|         | LC4512V-10TN176I               | 512        | 3.3     | 10              | Lead-free TQFP  | 176            | 128 | I     |

1. Use ftBGA package. fpBGA package devices have been discontinued via PCN#14A-07.