



Welcome to [E-XFL.COM](https://www.e-xfl.com)

## Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

## Applications of Embedded - CPLDs

### Details

|                                 |                                                                                                                                                                     |
|---------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                  | Obsolete                                                                                                                                                            |
| Programmable Type               | In System Programmable                                                                                                                                              |
| Delay Time tpd(1) Max           | 5 ns                                                                                                                                                                |
| Voltage Supply - Internal       | 2.3V ~ 2.7V                                                                                                                                                         |
| Number of Logic Elements/Blocks | 32                                                                                                                                                                  |
| Number of Macrocells            | 512                                                                                                                                                                 |
| Number of Gates                 | -                                                                                                                                                                   |
| Number of I/O                   | 128                                                                                                                                                                 |
| Operating Temperature           | 0°C ~ 90°C (TJ)                                                                                                                                                     |
| Mounting Type                   | Surface Mount                                                                                                                                                       |
| Package / Case                  | 176-LQFP                                                                                                                                                            |
| Supplier Device Package         | 176-TQFP (24x24)                                                                                                                                                    |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4512b-5tn176c">https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4512b-5tn176c</a> |

**Figure 1. Functional Block Diagram**


The I/Os in the ispMACH 4000 are split into two banks. Each bank has a separate I/O power supply. Inputs can support a variety of standards independent of the chip or bank power supply. Outputs support the standards compatible with the power supply provided to the bank. Support for a variety of standards helps designers implement designs in mixed voltage environments. In addition, 5V tolerant inputs are specified within an I/O bank that is connected to  $V_{CC0}$  of 3.0V to 3.6V for LVCMOS 3.3, LVTTTL and PCI interfaces.

## ispMACH 4000 Architecture

There are a total of two GLBs in the ispMACH 4032, increasing to 32 GLBs in the ispMACH 4512. Each GLB has 36 inputs. All GLB inputs come from the GRP and all outputs from the GLB are brought back into the GRP to be connected to the inputs of any other GLB on the device. Even if feedback signals return to the same GLB, they still must go through the GRP. This mechanism ensures that GLBs communicate with each other with consistent and predictable delays. The outputs from the GLB are also sent to the ORP. The ORP then sends them to the associated I/O cells in the I/O block.

### Generic Logic Block

The ispMACH 4000 GLB consists of a programmable AND array, logic allocator, 16 macrocells and a GLB clock generator. Macrocells are decoupled from the product terms through the logic allocator and the I/O pins are decoupled from macrocells through the ORP. Figure 2 illustrates the GLB.

**Figure 2. Generic Logic Block**

## AND Array

The programmable AND Array consists of 36 inputs and 83 output product terms. The 36 inputs from the GRP are used to form 72 lines in the AND Array (true and complement of the inputs). Each line in the array can be connected to any of the 83 output product terms via a wired-AND. Each of the 80 logic product terms feed the logic allocator with the remaining three control product terms feeding the Shared PT Clock, Shared PT Initialization and Shared PT OE. The Shared PT Clock and Shared PT Initialization signals can optionally be inverted before being fed to the macrocells.

Every set of five product terms from the 80 logic product terms forms a product term cluster starting with PT0. There is one product term cluster for every macrocell in the GLB. Figure 3 is a graphical representation of the AND Array.

**Table 7. ORP Combinations for I/O Blocks with 16 I/Os**

| <b>I/O Cell</b> | <b>Available Macrocells</b>          |
|-----------------|--------------------------------------|
| I/O 0           | M0, M1, M2, M3, M4, M5, M6, M7       |
| I/O 1           | M1, M2, M3, M4, M5, M6, M7, M8       |
| I/O 2           | M2, M3, M4, M5, M6, M7, M8, M9       |
| I/O 3           | M3, M4, M5, M6, M7, M8, M9, M10      |
| I/O 4           | M4, M5, M6, M7, M8, M9, M10, M11     |
| I/O 5           | M5, M6, M7, M8, M9, M10, M11, M12    |
| I/O 6           | M6, M7, M8, M9, M10, M11, M12, M13   |
| I/O 7           | M7, M8, M9, M10, M11, M12, M13, M14  |
| I/O 8           | M8, M9, M10, M11, M12, M13, M14, M15 |
| I/O 9           | M9, M10, M11, M12, M13, M14, M15, M0 |
| I/O 10          | M10, M11, M12, M13, M14, M15, M0, M1 |
| I/O 11          | M11, M12, M13, M14, M15, M0, M1, M2  |
| I/O 12          | M12, M13, M14, M15, M0, M1, M2, M3   |
| I/O 13          | M13, M14, M15, M0, M1, M2, M3, M4    |
| I/O 14          | M14, M15, M0, M1, M2, M3, M4, M5     |
| I/O 15          | M15, M0, M1, M2, M3, M4, M5, M6      |

**Table 8. ORP Combinations for I/O Blocks with 4 I/Os**

| <b>I/O Cell</b> | <b>Available Macrocells</b>          |
|-----------------|--------------------------------------|
| I/O 0           | M0, M1, M2, M3, M4, M5, M6, M7       |
| I/O 1           | M4, M5, M6, M7, M8, M9, M10, M11     |
| I/O 2           | M8, M9, M10, M11, M12, M13, M14, M15 |
| I/O 3           | M12, M13, M14, M15, M0, M1, M2, M3   |

**Table 9. ORP Combinations for I/O Blocks with 10 I/Os**

| <b>I/O Cell</b> | <b>Available Macrocells</b>          |
|-----------------|--------------------------------------|
| I/O 0           | M0, M1, M2, M3, M4, M5, M6, M7       |
| I/O 1           | M2, M3, M4, M5, M6, M7, M8, M9       |
| I/O 2           | M4, M5, M6, M7, M8, M9, M10, M11     |
| I/O 3           | M6, M7, M8, M9, M10, M11, M12, M13   |
| I/O 4           | M8, M9, M10, M11, M12, M13, M14, M15 |
| I/O 5           | M10, M11, M12, M13, M14, M15, M0, M1 |
| I/O 6           | M12, M13, M14, M15, M0, M1, M2, M3   |
| I/O 7           | M14, M15, M0, M1, M2, M3, M4, M5     |
| I/O 8           | M2, M3, M4, M5, M6, M7, M8, M9       |
| I/O 9           | M10, M11, M12, M13, M14, M15, M0, M1 |

- LVTTTL
- LVCMOS 1.8
- LVCMOS 3.3
- 3.3V PCI Compatible
- LVCMOS 2.5

All of the I/Os and dedicated inputs have the capability to provide a bus-keeper latch, Pull-up Resistor or Pull-down Resistor. A fourth option is to provide none of these. The selection is done on a global basis. The default in both hardware and software is such that when the device is erased or if the user does not specify, the input structure is configured to be a Pull-up Resistor.


Each ispMACH 4000 device I/O has an individually programmable output slew rate control bit. Each output can be individually configured for fast slew or slow slew. The typical edge rate difference between fast and slow slew setting is 20%. For high-speed designs with long, unterminated traces, the slow-slew rate will introduce fewer reflections, less noise and keep ground bounce to a minimum. For designs with short traces or well terminated lines, the fast slew rate can be used to achieve the highest speed.

## Global OE Generation

Most ispMACH 4000 family devices have a 4-bit wide Global OE Bus, except the ispMACH 4032 device that has a 2-bit wide Global OE Bus. This bus is derived from a 4-bit internal global OE PT bus and two dual purpose I/O or GOE pins. Each signal that drives the bus can optionally be inverted.

Each GLB has a block-level OE PT that connects to all bits of the Global OE PT bus with four fuses. Hence, for a 256-macrocell device (with 16 blocks), each line of the bus is driven from 16 OE product terms. Figures 9 and 10 show a graphical representation of the global OE generation.

**Figure 9. Global OE Generation for All Devices Except ispMACH 4032**



**ispMACH 4000Z External Switching Characteristics (Cont.)****Over Recommended Operating Conditions**

| Parameter                     | Description <sup>1, 2, 3</sup>                                                    | -45  |      | -5   |      | -75  |      | Units |
|-------------------------------|-----------------------------------------------------------------------------------|------|------|------|------|------|------|-------|
|                               |                                                                                   | Min. | Max. | Min. | Max. | Min. | Max. |       |
| t <sub>PD</sub>               | 5-PT bypass combinatorial propagation delay                                       | —    | 4.5  | —    | 5.0  | —    | 7.5  | ns    |
| t <sub>PD_MC</sub>            | 20-PT combinatorial propagation delay through macrocell                           | —    | 5.8  | —    | 6.0  | —    | 8.0  | ns    |
| t <sub>S</sub>                | GLB register setup time before clock                                              | 2.9  | —    | 3.0  | —    | 4.5  | —    | ns    |
| t <sub>ST</sub>               | GLB register setup time before clock with T-type register                         | 3.1  | —    | 3.2  | —    | 4.7  | —    | ns    |
| t <sub>SIR</sub>              | GLB register setup time before clock, input register path                         | 1.3  | —    | 1.3  | —    | 1.4  | —    | ns    |
| t <sub>SIRZ</sub>             | GLB register setup time before clock with zero hold                               | 2.6  | —    | 2.6  | —    | 2.7  | —    | ns    |
| t <sub>H</sub>                | GLB register hold time after clock                                                | 0.0  | —    | 0.0  | —    | 0.0  | —    | ns    |
| t <sub>HT</sub>               | GLB register hold time after clock with T-type register                           | 0.0  | —    | 0.0  | —    | 0.0  | —    | ns    |
| t <sub>HIR</sub>              | GLB register hold time after clock, input register path                           | 1.3  | —    | 1.3  | —    | 1.3  | —    | ns    |
| t <sub>HIRZ</sub>             | GLB register hold time after clock, input register path with zero hold            | 0.0  | —    | 0.0  | —    | 0.0  | —    | ns    |
| t <sub>CO</sub>               | GLB register clock-to-output delay                                                | —    | 3.8  | —    | 4.2  | —    | 4.5  | ns    |
| t <sub>R</sub>                | External reset pin to output delay                                                | —    | 7.5  | —    | 7.5  | —    | 9.0  | ns    |
| t <sub>RW</sub>               | External reset pulse duration                                                     | 2.0  | —    | 2.0  | —    | 4.0  | —    | ns    |
| t <sub>PTOE/DIS</sub>         | Input to output local product term output enable/disable                          | —    | 8.2  | —    | 8.5  | —    | 9.0  | ns    |
| t <sub>GPTOE/DIS</sub>        | Input to output global product term output enable/disable                         | —    | 10.0 | —    | 10.0 | —    | 10.5 | ns    |
| t <sub>GOE/DIS</sub>          | Global OE input to output enable/disable                                          | —    | 5.5  | —    | 6.0  | —    | 7.0  | ns    |
| t <sub>CW</sub>               | Global clock width, high or low                                                   | 1.8  | —    | 2.0  | —    | 2.8  | —    | ns    |
| t <sub>GW</sub>               | Global gate width low (for low transparent) or high (for high transparent)        | 1.8  | —    | 2.0  | —    | 2.8  | —    | ns    |
| t <sub>WIR</sub>              | Input register clock width, high or low                                           | 1.8  | —    | 2.0  | —    | 2.8  | —    | ns    |
| f <sub>MAX</sub> <sup>4</sup> | Clock frequency with internal feedback                                            | —    | 200  | —    | 200  | —    | 168  | MHz   |
| f <sub>MAX</sub> (Ext.)       | clock frequency with external feedback, [1 / (t <sub>S</sub> + t <sub>CO</sub> )] | —    | 150  | —    | 139  | —    | 111  | MHz   |

1. Timing numbers are based on default LVCMOS 1.8 I/O buffers. Use timing adjusters provided to calculate other standards.

Timing v.2.2

2. Measured using standard switching GRP loading of 1 and 1 output switching.

3. Pulse widths and clock widths less than minimum will cause unknown behavior.

4. Standard 16-bit counter using GRP feedback.

**ispMACH 4000V/B/C Timing Adders<sup>1</sup>**

| Adder Type                        | Base Parameter                                            | Description                                | -25  |      | -27  |      | -3   |      | -35  |      | Units |
|-----------------------------------|-----------------------------------------------------------|--------------------------------------------|------|------|------|------|------|------|------|------|-------|
|                                   |                                                           |                                            | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |       |
| Optional Delay Adders             |                                                           |                                            |      |      |      |      |      |      |      |      |       |
| t <sub>INDIO</sub>                | t <sub>INREG</sub>                                        | Input register delay                       | —    | 0.95 | —    | 1.00 | —    | 1.00 | —    | 1.00 | ns    |
| t <sub>EXP</sub>                  | t <sub>MCELL</sub>                                        | Product term expander delay                | —    | 0.33 | —    | 0.33 | —    | 0.33 | —    | 0.33 | ns    |
| t <sub>ORP</sub>                  | —                                                         | Output routing pool delay                  | —    | 0.05 | —    | 0.05 | —    | 0.05 | —    | 0.05 | ns    |
| t <sub>BLA</sub>                  | t <sub>ROUTE</sub>                                        | Additional block loading adder             | —    | 0.03 | —    | 0.05 | —    | 0.05 | —    | 0.05 | ns    |
| t <sub>IOI</sub> Input Adjusters  |                                                           |                                            |      |      |      |      |      |      |      |      |       |
| LVTTL_in                          | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVTTL standard                       | —    | 0.60 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVC MOS33_in                      | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVC MOS 3.3 standard                 | —    | 0.60 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVC MOS25_in                      | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVC MOS 2.5 standard                 | —    | 0.60 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVC MOS18_in                      | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVC MOS 1.8 standard                 | —    | 0.00 | —    | 0.00 | —    | 0.00 | —    | 0.00 | ns    |
| PCI_in                            | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using PCI compatible input                 | —    | 0.60 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| t <sub>IOO</sub> Output Adjusters |                                                           |                                            |      |      |      |      |      |      |      |      |       |
| LVTTL_out                         | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as TTL buffer            | —    | 0.20 | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| LVC MOS33_out                     | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as 3.3V buffer           | —    | 0.20 | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| LVC MOS25_out                     | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as 2.5V buffer           | —    | 0.10 | —    | 0.10 | —    | 0.10 | —    | 0.10 | ns    |
| LVC MOS18_out                     | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as 1.8V buffer           | —    | 0.00 | —    | 0.00 | —    | 0.00 | —    | 0.00 | ns    |
| PCI_out                           | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as PCI compatible buffer | —    | 0.20 | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| Slow Slew                         | t <sub>BUF</sub> , t <sub>EN</sub>                        | Output configured for slow slew rate       | —    | 1.00 | —    | 1.00 | —    | 1.00 | —    | 1.00 | ns    |

Note: Open drain timing is the same as corresponding LVC MOS timing.

Timing v.3.2

1. Refer to TN1004, [ispMACH 4000 Timing Model Design and Usage Guidelines](#) for information regarding use of these adders.

**ispMACH 4000Z Timing Adders<sup>1</sup>**

| Adder Type                        | Base Parameter                                            | Description                                | -35  |      | -37  |      | -42  |      | Units |
|-----------------------------------|-----------------------------------------------------------|--------------------------------------------|------|------|------|------|------|------|-------|
|                                   |                                                           |                                            | Min. | Max. | Min. | Max. | Min. | Max. |       |
| Optional Delay Adders             |                                                           |                                            |      |      |      |      |      |      |       |
| t <sub>INDIO</sub>                | t <sub>INREG</sub>                                        | Input register delay                       | —    | 1.00 | —    | 1.00 | —    | 1.30 | ns    |
| t <sub>EXP</sub>                  | t <sub>MCELL</sub>                                        | Product term expander delay                | —    | 0.40 | —    | 0.40 | —    | 0.45 | ns    |
| t <sub>ORP</sub>                  | —                                                         | Output routing pool delay                  | —    | 0.40 | —    | 0.40 | —    | 0.40 | ns    |
| t <sub>BLA</sub>                  | t <sub>ROUTE</sub>                                        | Additional block load-ing adder            | —    | 0.04 | —    | 0.05 | —    | 0.05 | ns    |
| t <sub>IOI</sub> Input Adjusters  |                                                           |                                            |      |      |      |      |      |      |       |
| LVTTTL_in                         | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVTTTL standard                      | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVC MOS33_in                      | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVC MOS 3.3 standard                 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVC MOS25_in                      | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVC MOS 2.5 standard                 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVC MOS18_in                      | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVC MOS 1.8 standard                 | —    | 0.00 | —    | 0.00 | —    | 0.00 | ns    |
| PCI_in                            | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using PCI compatible input                 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| t <sub>IOO</sub> Output Adjusters |                                                           |                                            |      |      |      |      |      |      |       |
| LVTTTL_out                        | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as TTL buffer            | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| LVC MOS33_out                     | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as 3.3V buffer           | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| LVC MOS25_out                     | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as 2.5V buffer           | —    | 0.10 | —    | 0.10 | —    | 0.10 | ns    |
| LVC MOS18_out                     | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as 1.8V buffer           | —    | 0.00 | —    | 0.00 | —    | 0.00 | ns    |
| PCI_out                           | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as PCI compatible buffer | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| Slow Slew                         | t <sub>BUF</sub> , t <sub>EN</sub>                        | Output configured for slow slew rate       | —    | 1.00 | —    | 1.00 | —    | 1.00 | ns    |

Note: Open drain timing is the same as corresponding LVC MOS timing.

Timing v.2.2

1. Refer to TN1004, [ispMACH 4000 Timing Model Design and Usage Guidelines](#) for information regarding the use of these adders.

**ispMACH 4000Z Timing Adders (Cont.)<sup>1</sup>**

| Adder Type                        | Base Parameter                                            | Description                                | -45  |      | -5   |      | -75  |      | Units |
|-----------------------------------|-----------------------------------------------------------|--------------------------------------------|------|------|------|------|------|------|-------|
|                                   |                                                           |                                            | Min. | Max. | Min. | Max. | Min. | Max. |       |
| Optional Delay Adders             |                                                           |                                            |      |      |      |      |      |      |       |
| t <sub>INDIO</sub>                | t <sub>INREG</sub>                                        | Input register delay                       | —    | 1.30 | —    | 1.30 | —    | 1.30 | ns    |
| t <sub>EXP</sub>                  | t <sub>MCELL</sub>                                        | Product term expander delay                | —    | 0.45 | —    | 0.45 | —    | 0.50 | ns    |
| t <sub>ORP</sub>                  | —                                                         | Output routing pool delay                  | —    | 0.40 | —    | 0.40 | —    | 0.40 | ns    |
| t <sub>BLA</sub>                  | t <sub>ROUTE</sub>                                        | Additional block load-<br>ing adder        | —    | 0.05 | —    | 0.05 | —    | 0.05 | ns    |
| t <sub>IOI</sub> Input Adjusters  |                                                           |                                            |      |      |      |      |      |      |       |
| LVTTTL_in                         | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVTTTL standard                      | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVC MOS33_in                      | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVC MOS 3.3 standard                 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVC MOS25_in                      | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVC MOS 2.5 standard                 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVC MOS18_in                      | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVC MOS 1.8 standard                 | —    | 0.00 | —    | 0.00 | —    | 0.00 | ns    |
| PCI_in                            | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using PCI compatible input                 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| t <sub>IOO</sub> Output Adjusters |                                                           |                                            |      |      |      |      |      |      |       |
| LVTTTL_out                        | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as TTL buffer            | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| LVC MOS33_out                     | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as 3.3V buffer           | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| LVC MOS25_out                     | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as 2.5V buffer           | —    | 0.10 | —    | 0.10 | —    | 0.10 | ns    |
| LVC MOS18_out                     | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as 1.8V buffer           | —    | 0.00 | —    | 0.00 | —    | 0.00 | ns    |
| PCI_out                           | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as PCI compatible buffer | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| Slow Slew                         | t <sub>BUF</sub> , t <sub>EN</sub>                        | Output configured for slow slew rate       | —    | 1.00 | —    | 1.00 | —    | 1.00 | ns    |

Note: Open drain timing is the same as corresponding LVC MOS timing.

Timing v.2.2

1. Refer to TN1004, [ispMACH 4000 Timing Model Design and Usage Guidelines](#) for information regarding use of these adders.

## Signal Descriptions

| Signal Names                          | Description                                                                                                                                                        |
|---------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| TMS                                   | Input – This pin is the IEEE 1149.1 Test Mode Select input, which is used to control the state machine.                                                            |
| TCK                                   | Input – This pin is the IEEE 1149.1 Test Clock input pin, used to clock through the state machine.                                                                 |
| TDI                                   | Input – This pin is the IEEE 1149.1 Test Data In pin, used to load data.                                                                                           |
| TDO                                   | Output – This pin is the IEEE 1149.1 Test Data Out pin used to shift data out.                                                                                     |
| GOE0/IO, GOE1/IO                      | These pins are configured to be either Global Output Enable Input or as general I/O pins.                                                                          |
| GND                                   | Ground                                                                                                                                                             |
| NC                                    | Not Connected                                                                                                                                                      |
| V <sub>CC</sub>                       | The power supply pins for logic core and JTAG port.                                                                                                                |
| CLK0/I, CLK1/I, CLK2/I, CLK3/I        | These pins are configured to be either CLK input or as an input.                                                                                                   |
| V <sub>CC00</sub> , V <sub>CC01</sub> | The power supply pins for each I/O bank.                                                                                                                           |
| yzz                                   | Input/Output <sup>1</sup> – These are the general purpose I/O used by the logic array. y is GLB reference (alpha) and z is macrocell reference (numeric). z: 0-15. |
|                                       | ispMACH 4032 y: A-B                                                                                                                                                |
|                                       | ispMACH 4064 y: A-D                                                                                                                                                |
|                                       | ispMACH 4128 y: A-H                                                                                                                                                |
|                                       | ispMACH 4256 y: A-P                                                                                                                                                |
|                                       | ispMACH 4384 y: A-P, AX-HX                                                                                                                                         |
|                                       | ispMACH 4512 y: A-P, AX-PX                                                                                                                                         |

1. In some packages, certain I/Os are only available for use as inputs. See the signal connections table for details.

## ispMACH 4000V/B/C ORP Reference Table

|                      | 4032V/B/C       |    | 4064V/B/C       |    |               | 4128V/B/C    |                 |    | 4256V/B/C    |                 |              |               | 4384V/B/C    |     | 4512V/B/C    |                               |
|----------------------|-----------------|----|-----------------|----|---------------|--------------|-----------------|----|--------------|-----------------|--------------|---------------|--------------|-----|--------------|-------------------------------|
| Number of I/Os       | 30 <sup>1</sup> | 32 | 30 <sup>2</sup> | 32 | 64            | 64           | 92 <sup>3</sup> | 96 | 64           | 96 <sup>4</sup> | 128          | 160           | 128          | 192 | 128          | 208                           |
| Number of GLBs       | 2               | 2  | 4               | 4  | 4             | 8            | 8               | 8  | 16           | 16              | 16           | 16            | 16           | 16  | 16           | 16                            |
| Number of I/Os / GLB | 16              | 16 | 8               | 8  | 16            | 8            | 12              | 12 | 4            | 8               | 8            | 10            | 8            | 8   | 8            | Mixture of 8 & 4 <sup>5</sup> |
| Reference ORP Table  | 16 I/Os / GLB   |    | 8 I/Os / GLB    |    | 16 I/Os / GLB | 8 I/Os / GLB | 12 I/Os / GLB   |    | 4 I/Os / GLB | 8 I/Os / GLB    | 8 I/Os / GLB | 10 I/Os / GLB | 8 I/Os / GLB |     | 8 I/Os / GLB | 8 I/Os / GLB<br>4 I/Os / GLB  |

1. 32-macrocell device, 44 TQFP: 2 GLBs have 15 out of 16 I/Os bonded out.

2. 64-macrocells device, 44 TQFP: 2 GLBs have 7 out of 8 I/Os bonded out.

3. 128-macrocell device, 128 TQFP: 4 GLBs have 11 out of 12 I/Os

4. 256-macrocell device, 144 TQFP: 16 GLBs have 6 I/Os per

5. 512-macrocell device: 20 GLBs have 8 I/Os per, 12 GLBs have 4 I/Os per

## ispMACH 4000Z ORP Reference Table

|                      | 4032Z         | 4064Z        |               | 4128Z        |               | 4256Z        |                 |              |
|----------------------|---------------|--------------|---------------|--------------|---------------|--------------|-----------------|--------------|
| Number of I/Os       | 32            | 32           | 64            | 64           | 96            | 64           | 96 <sup>1</sup> | 128          |
| Number of GLBs       | 2             | 4            | 4             | 8            | 8             | 16           | 16              | 16           |
| Number of I/Os / GLB | 16            | 8            | 16            | 8            | 12            | 4            | 8               | 8            |
| Reference ORP Table  | 16 I/Os / GLB | 8 I/Os / GLB | 16 I/Os / GLB | 8 I/Os / GLB | 12 I/Os / GLB | 4 I/Os / GLB | 8 I/Os / GLB    | 8 I/Os / GLB |

1. 256-macrocell device, 132 csBGA: 16 GLBs have 6 I/Os per

**ispMACH 4000V/B/C/Z Power Supply and NC Connections<sup>1</sup>**

| Signal                 | 44-pin TQFP <sup>2</sup> | 48-pin TQFP <sup>2</sup> | 56-ball csBGA <sup>3</sup>                        | 100-pin TQFP <sup>2</sup> | 128-pin TQFP <sup>2</sup> |
|------------------------|--------------------------|--------------------------|---------------------------------------------------|---------------------------|---------------------------|
| VCC                    | 11, 33                   | 12, 36                   | K2, A9                                            | 25, 40, 75, 90            | 32, 51, 96, 115           |
| VCCO0<br>VCCO (Bank 0) | 6                        | 6                        | F3                                                | 13, 33, 95                | 3, 17, 30, 41, 122        |
| VCCO1<br>VCCO (Bank 1) | 28                       | 30                       | E8                                                | 45, 63, 83                | 58, 67, 81, 94, 105       |
| GND                    | 12, 34                   | 13, 37                   | H3, C8                                            | 1, 26, 51, 76             | 1, 33, 65, 97             |
| GND (Bank 0)           | 5                        | 5                        | D3                                                | 7, 18, 32, 96             | 10, 24, 40, 113, 123      |
| GND (Bank 1)           | 27                       | 29                       | G8                                                | 46, 57, 68, 82            | 49, 59, 74, 88, 104       |
| NC                     | —                        | —                        | <b>4032Z:</b> A8, B10, E1,<br>E3, F8, F10, J1, K3 | —                         | —                         |

1. All grounds must be electrically connected at the board level. However, for the purposes of I/O current loading, grounds are associated with the bank shown.
2. Pin orientation follows the conventional order from pin 1 marking of the top side view and counter-clockwise.
3. Pin orientation A1 starts from the upper left corner of the top side view with alphabetical order ascending vertically and numerical order ascending horizontally.

**ispMACH 4032V/B/C and 4064V/B/C Logic Signal Connections:  
44-Pin TQFP**

| Pin Number | Bank Number | ispMACH 4032V/B/C |                 | ispMACH 4064V/B/C |                |
|------------|-------------|-------------------|-----------------|-------------------|----------------|
|            |             | GLB/MC/Pad        | ORP             | GLB/MC/Pad        | ORP            |
| 1          | -           | TDI               | -               | TDI               | -              |
| 2          | 0           | A5                | A <sup>5</sup>  | A10               | A <sup>5</sup> |
| 3          | 0           | A6                | A <sup>6</sup>  | A12               | A <sup>6</sup> |
| 4          | 0           | A7                | A <sup>7</sup>  | A14               | A <sup>7</sup> |
| 5          | 0           | GND (Bank 0)      | -               | GND (Bank 0)      | -              |
| 6          | 0           | VCCO (Bank 0)     | -               | VCCO (Bank 0)     | -              |
| 7          | 0           | A8                | A <sup>8</sup>  | B0                | B <sup>0</sup> |
| 8          | 0           | A9                | A <sup>9</sup>  | B2                | B <sup>1</sup> |
| 9          | 0           | A10               | A <sup>10</sup> | B4                | B <sup>2</sup> |
| 10         | -           | TCK               | -               | TCK               | -              |
| 11         | -           | VCC               | -               | VCC               | -              |
| 12         | -           | GND               | -               | GND               | -              |
| 13         | 0           | A12               | A <sup>12</sup> | B8                | B <sup>4</sup> |
| 14         | 0           | A13               | A <sup>13</sup> | B10               | B <sup>5</sup> |
| 15         | 0           | A14               | A <sup>14</sup> | B12               | B <sup>6</sup> |
| 16         | 0           | A15               | A <sup>15</sup> | B14               | B <sup>7</sup> |
| 17         | 1           | CLK2/I            | -               | CLK2/I            | -              |
| 18         | 1           | B0                | B <sup>0</sup>  | C0                | C <sup>0</sup> |
| 19         | 1           | B1                | B <sup>1</sup>  | C2                | C <sup>1</sup> |
| 20         | 1           | B2                | B <sup>2</sup>  | C4                | C <sup>2</sup> |
| 21         | 1           | B3                | B <sup>3</sup>  | C6                | C <sup>3</sup> |
| 22         | 1           | B4                | B <sup>4</sup>  | C8                | C <sup>4</sup> |
| 23         | -           | TMS               | -               | TMS               | -              |
| 24         | 1           | B5                | B <sup>5</sup>  | C10               | C <sup>5</sup> |
| 25         | 1           | B6                | B <sup>6</sup>  | C12               | C <sup>6</sup> |
| 26         | 1           | B7                | B <sup>7</sup>  | C14               | C <sup>7</sup> |
| 27         | 1           | GND (Bank 1)      | -               | GND (Bank 1)      | -              |
| 28         | 1           | VCCO (Bank 1)     | -               | VCCO (Bank 1)     | -              |
| 29         | 1           | B8                | B <sup>8</sup>  | D0                | D <sup>0</sup> |
| 30         | 1           | B9                | B <sup>9</sup>  | D2                | D <sup>1</sup> |
| 31         | 1           | B10               | B <sup>10</sup> | D4                | D <sup>2</sup> |
| 32         | -           | TDO               | -               | TDO               | -              |
| 33         | -           | VCC               | -               | VCC               | -              |
| 34         | -           | GND               | -               | GND               | -              |
| 35         | 1           | B12               | B <sup>12</sup> | D8                | D <sup>4</sup> |
| 36         | 1           | B13               | B <sup>13</sup> | D10               | D <sup>5</sup> |
| 37         | 1           | B14               | B <sup>14</sup> | D12               | D <sup>6</sup> |
| 38         | 1           | B15/GOE1          | B <sup>15</sup> | D14/GOE1          | D <sup>7</sup> |
| 39         | 0           | CLK0/I            | -               | CLK0/I            | -              |
| 40         | 0           | A0/GOE0           | A <sup>0</sup>  | A0/GOE0           | A <sup>0</sup> |
| 41         | 0           | A1                | A <sup>1</sup>  | A2                | A <sup>1</sup> |

**ispMACH 4064V/B/C/Z, 4128V/B/C/Z, 4256V/B/C/Z Logic Signal Connections:  
100-Pin TQFP**

| Pin Number | Bank Number | ispMACH 4064V/B/C/Z |      | ispMACH 4128V/B/C/Z |     | ispMACH 4256V/B/C/Z |     |
|------------|-------------|---------------------|------|---------------------|-----|---------------------|-----|
|            |             | GLB/MC/Pad          | ORP  | GLB/MC/Pad          | ORP | GLB/MC/Pad          | ORP |
| 1          | -           | GND                 | -    | GND                 | -   | GND                 | -   |
| 2          | -           | TDI                 | -    | TDI                 | -   | TDI                 | -   |
| 3          | 0           | A8                  | A^8  | B0                  | B^0 | C12                 | C^3 |
| 4          | 0           | A9                  | A^9  | B2                  | B^1 | C10                 | C^2 |
| 5          | 0           | A10                 | A^10 | B4                  | B^2 | C6                  | C^1 |
| 6          | 0           | A11                 | A^11 | B6                  | B^3 | C2                  | C^0 |
| 7          | 0           | GND (Bank 0)        | -    | GND (Bank 0)        | -   | GND (Bank 0)        | -   |
| 8          | 0           | A12                 | A^12 | B8                  | B^4 | D12                 | D^3 |
| 9          | 0           | A13                 | A^13 | B10                 | B^5 | D10                 | D^2 |
| 10         | 0           | A14                 | A^14 | B12                 | B^6 | D6                  | D^1 |
| 11         | 0           | A15                 | A^15 | B13                 | B^7 | D4                  | D^0 |
| 12*        | 0           | I                   | -    | I                   | -   | I                   | -   |
| 13         | 0           | VCCO (Bank 0)       | -    | VCCO (Bank 0)       | -   | VCCO (Bank 0)       | -   |
| 14         | 0           | B15                 | B^15 | C14                 | C^7 | E4                  | E^0 |
| 15         | 0           | B14                 | B^14 | C12                 | C^6 | E6                  | E^1 |
| 16         | 0           | B13                 | B^13 | C10                 | C^5 | E10                 | E^2 |
| 17         | 0           | B12                 | B^12 | C8                  | C^4 | E12                 | E^3 |
| 18         | 0           | GND (Bank 0)        | -    | GND (Bank 0)        | -   | GND (Bank 0)        | -   |
| 19         | 0           | B11                 | B^11 | C6                  | C^3 | F2                  | F^0 |
| 20         | 0           | B10                 | B^10 | C5                  | C^2 | F6                  | F^1 |
| 21         | 0           | B9                  | B^9  | C4                  | C^1 | F10                 | F^2 |
| 22         | 0           | B8                  | B^8  | C2                  | C^0 | F12                 | F^3 |
| 23*        | 0           | I                   | -    | I                   | -   | I                   | -   |
| 24         | -           | TCK                 | -    | TCK                 | -   | TCK                 | -   |
| 25         | -           | VCC                 | -    | VCC                 | -   | VCC                 | -   |
| 26         | -           | GND                 | -    | GND                 | -   | GND                 | -   |
| 27*        | 0           | I                   | -    | I                   | -   | I                   | -   |
| 28         | 0           | B7                  | B^7  | D13                 | D^7 | G12                 | G^3 |
| 29         | 0           | B6                  | B^6  | D12                 | D^6 | G10                 | G^2 |
| 30         | 0           | B5                  | B^5  | D10                 | D^5 | G6                  | G^1 |
| 31         | 0           | B4                  | B^4  | D8                  | D^4 | G2                  | G^0 |
| 32         | 0           | GND (Bank 0)        | -    | GND (Bank 0)        | -   | GND (Bank 0)        | -   |
| 33         | 0           | VCCO (Bank 0)       | -    | VCCO (Bank 0)       | -   | VCCO (Bank 0)       | -   |
| 34         | 0           | B3                  | B^3  | D6                  | D^3 | H12                 | H^3 |
| 35         | 0           | B2                  | B^2  | D4                  | D^2 | H10                 | H^2 |
| 36         | 0           | B1                  | B^1  | D2                  | D^1 | H6                  | H^1 |
| 37         | 0           | B0                  | B^0  | D0                  | D^0 | H2                  | H^0 |
| 38         | 0           | CLK1/I              | -    | CLK1/I              | -   | CLK1/I              | -   |
| 39         | 1           | CLK2/I              | -    | CLK2/I              | -   | CLK2/I              | -   |
| 40         | -           | VCC                 | -    | VCC                 | -   | VCC                 | -   |
| 41         | 1           | C0                  | C^0  | E0                  | E^0 | I2                  | I^0 |

**ispMACH 4128V/B/C Logic Signal Connections: 128-Pin TQFP (Cont.)**

| Pin Number | Bank Number | ispMACH 4128V/B/C |                 |
|------------|-------------|-------------------|-----------------|
|            |             | GLB/MC/Pad        | ORP             |
| 19         | 0           | C13               | C <sup>10</sup> |
| 20         | 0           | C12               | C <sup>9</sup>  |
| 21         | 0           | C10               | C <sup>8</sup>  |
| 22         | 0           | C9                | C <sup>7</sup>  |
| 23         | 0           | C8                | C <sup>6</sup>  |
| 24         | 0           | GND (Bank 0)      | -               |
| 25         | 0           | C6                | C <sup>5</sup>  |
| 26         | 0           | C5                | C <sup>4</sup>  |
| 27         | 0           | C4                | C <sup>3</sup>  |
| 28         | 0           | C2                | C <sup>2</sup>  |
| 29         | 0           | C0                | C <sup>0</sup>  |
| 30         | 0           | VCCO (Bank 0)     | -               |
| 31         | 0           | TCK               | -               |
| 32         | 0           | VCC               | -               |
| 33         | 0           | GND               | -               |
| 34         | 0           | D14               | D <sup>11</sup> |
| 35         | 0           | D13               | D <sup>10</sup> |
| 36         | 0           | D12               | D <sup>9</sup>  |
| 37         | 0           | D10               | D <sup>8</sup>  |
| 38         | 0           | D9                | D <sup>7</sup>  |
| 39         | 0           | D8                | D <sup>6</sup>  |
| 40         | 0           | GND (Bank 0)      | -               |
| 41         | 0           | VCCO (Bank 0)     | -               |
| 42         | 0           | D6                | D <sup>5</sup>  |
| 43         | 0           | D5                | D <sup>4</sup>  |
| 44         | 0           | D4                | D <sup>3</sup>  |
| 45         | 0           | D2                | D <sup>2</sup>  |
| 46         | 0           | D1                | D <sup>1</sup>  |
| 47         | 0           | D0                | D <sup>0</sup>  |
| 48         | 0           | CLK1/I            | -               |
| 49         | 1           | GND (Bank 1)      | -               |
| 50         | 1           | CLK2/I            | -               |
| 51         | 1           | VCC               | -               |
| 52         | 1           | E0                | E <sup>0</sup>  |
| 53         | 1           | E1                | E <sup>1</sup>  |
| 54         | 1           | E2                | E <sup>2</sup>  |
| 55         | 1           | E4                | E <sup>3</sup>  |
| 56         | 1           | E5                | E <sup>4</sup>  |
| 57         | 1           | E6                | E <sup>5</sup>  |
| 58         | 1           | VCCO (Bank 1)     | -               |
| 59         | 1           | GND (Bank 1)      | -               |
| 60         | 1           | E8                | E <sup>6</sup>  |
| 61         | 1           | E9                | E <sup>7</sup>  |

**ispMACH 4064Z, 4128Z and 4256Z Logic Signal Connections:  
132-Ball csBGA (Cont.)**

| Ball Number | Bank Number | ispMACH 4064Z   |                 | ispMACH 4128Z   |                 | ispMACH 4256Z  |                |
|-------------|-------------|-----------------|-----------------|-----------------|-----------------|----------------|----------------|
|             |             | GLB/MC/Pad      | ORP             | GLB/MC/Pad      | ORP             | GLB/MC/Pad     | ORP            |
| P8          | 1           | NC <sup>1</sup> | -               | NC <sup>1</sup> | -               | I <sup>1</sup> | -              |
| M8          | 1           | NC              | -               | E0              | E <sup>0</sup>  | I2             | I <sup>1</sup> |
| P9          | 1           | C0              | C <sup>0</sup>  | E1              | E <sup>1</sup>  | I4             | I <sup>2</sup> |
| N9          | 1           | C1              | C <sup>1</sup>  | E2              | E <sup>2</sup>  | I6             | I <sup>3</sup> |
| M9          | 1           | C2              | C <sup>2</sup>  | E4              | E <sup>3</sup>  | I8             | I <sup>4</sup> |
| N10         | 1           | C3              | C <sup>3</sup>  | E5              | E <sup>4</sup>  | I10            | I <sup>5</sup> |
| P10         | 1           | NC              | -               | E6              | E <sup>5</sup>  | I12            | I <sup>6</sup> |
| M10         | 1           | VCCO (Bank 1)   | -               | VCCO (Bank 1)   | -               | VCCO (Bank 1)  | -              |
| N11         | 1           | GND (Bank 1)    | -               | GND (Bank 1)    | -               | GND (Bank 1)   | -              |
| P11         | 1           | NC              | -               | E8              | E <sup>6</sup>  | J2             | J <sup>1</sup> |
| M11         | 1           | C4              | C <sup>4</sup>  | E9              | E <sup>7</sup>  | J4             | J <sup>2</sup> |
| P12         | 1           | C5              | C <sup>5</sup>  | E10             | E <sup>8</sup>  | J6             | J <sup>3</sup> |
| N12         | 1           | C6              | C <sup>6</sup>  | E12             | E <sup>9</sup>  | J8             | J <sup>4</sup> |
| P13         | 1           | C7              | C <sup>7</sup>  | E13             | E <sup>10</sup> | J10            | J <sup>5</sup> |
| P14         | 1           | NC              | -               | E14             | E <sup>11</sup> | J12            | J <sup>6</sup> |
| N14         | -           | GND             | -               | GND             | -               | GND            | -              |
| N13         | -           | TMS             | -               | TMS             | -               | TMS            | -              |
| M14         | 1           | NC              | -               | VCCO (Bank 1)   | -               | VCCO (Bank 1)  | -              |
| M12         | 1           | NC              | -               | F0              | F <sup>0</sup>  | K12            | K <sup>6</sup> |
| M13         | 1           | C8              | C <sup>8</sup>  | F1              | F <sup>1</sup>  | K10            | K <sup>5</sup> |
| L14         | 1           | C9              | C <sup>9</sup>  | F2              | F <sup>2</sup>  | K8             | K <sup>4</sup> |
| L12         | 1           | C10             | C <sup>10</sup> | F4              | F <sup>3</sup>  | K6             | K <sup>3</sup> |
| L13         | 1           | C11             | C <sup>11</sup> | F5              | F <sup>4</sup>  | K4             | K <sup>2</sup> |
| K14         | 1           | NC              | -               | F6              | F <sup>5</sup>  | K2             | K <sup>1</sup> |
| K13         | 1           | GND (Bank 1)    | -               | GND (Bank 1)    | -               | GND (Bank 1)   | -              |
| K12         | 1           | NC              | -               | F8              | F <sup>6</sup>  | L12            | L <sup>6</sup> |
| J13         | 1           | C12             | C <sup>12</sup> | F9              | F <sup>7</sup>  | L10            | L <sup>5</sup> |
| J14         | 1           | C13             | C <sup>13</sup> | F10             | F <sup>8</sup>  | L8             | L <sup>4</sup> |
| J12         | 1           | C14             | C <sup>14</sup> | F12             | F <sup>9</sup>  | L6             | L <sup>3</sup> |
| H14         | 1           | C15             | C <sup>15</sup> | F13             | F <sup>10</sup> | L4             | L <sup>2</sup> |
| H13         | 1           | I               | -               | F14             | F <sup>11</sup> | L2             | L <sup>1</sup> |
| H12         | 1           | VCCO (Bank 1)   | -               | VCCO (Bank 1)   | -               | VCCO (Bank 1)  | -              |
| G13         | 1           | NC              | -               | G14             | G <sup>11</sup> | M2             | M <sup>1</sup> |
| G14         | 1           | NC              | -               | G13             | G <sup>10</sup> | M4             | M <sup>2</sup> |
| G12         | 1           | D15             | D <sup>15</sup> | G12             | G <sup>9</sup>  | M6             | M <sup>3</sup> |
| F14         | 1           | D14             | D <sup>14</sup> | G10             | G <sup>8</sup>  | M8             | M <sup>4</sup> |
| F13         | 1           | D13             | D <sup>13</sup> | G9              | G <sup>7</sup>  | M10            | M <sup>5</sup> |
| F12         | 1           | D12             | D <sup>12</sup> | G8              | G <sup>6</sup>  | M12            | M <sup>6</sup> |
| E13         | 1           | GND (Bank 1)    | -               | GND (Bank 1)    | -               | GND (Bank 1)   | -              |
| E14         | 1           | NC              | -               | G6              | G <sup>5</sup>  | N2             | N <sup>1</sup> |
| E12         | 1           | D11             | D <sup>11</sup> | G5              | G <sup>4</sup>  | N4             | N <sup>2</sup> |

**ispMACH 4256V/B/C/Z, 4384V/B/C, 4512V/B/C, Logic Signal Connections:  
176-Pin TQFP (Cont.)**

| Pin Number | Bank Number | ispMACH 4256V/B/C/Z |                | ispMACH 4384V/B/C |                | ispMACH 4512V/B/C |                 |
|------------|-------------|---------------------|----------------|-------------------|----------------|-------------------|-----------------|
|            |             | GLB/MC/Pad          | ORP            | GLB/MC/Pad        | ORP            | GLB/MC/Pad        | ORP             |
| 60         | 0           | H8                  | H <sup>4</sup> | L8                | L <sup>4</sup> | P8                | P <sup>4</sup>  |
| 61         | 0           | H6                  | H <sup>3</sup> | L6                | L <sup>3</sup> | P6                | P <sup>3</sup>  |
| 62         | 0           | H4                  | H <sup>2</sup> | L4                | L <sup>2</sup> | P4                | P <sup>2</sup>  |
| 63         | 0           | H2                  | H <sup>1</sup> | L2                | L <sup>1</sup> | P2                | P <sup>1</sup>  |
| 64         | 0           | H0                  | H <sup>0</sup> | L0                | L <sup>0</sup> | P0                | P <sup>0</sup>  |
| 65         | -           | GND                 | -              | GND               | -              | GND               | -               |
| 66         | 0           | CLK1/I              | -              | CLK1/I            | -              | CLK1/I            | -               |
| 67         | 1           | GND (Bank 1)        | -              | GND (Bank 1)      | -              | GND (Bank 1)      | -               |
| 68         | 1           | CLK2/I              | -              | CLK2/I            | -              | CLK2/I            | -               |
| 69         | -           | VCC                 | -              | VCC               | -              | VCC               | -               |
| 70         | 1           | I0                  | I <sup>0</sup> | M0                | M <sup>0</sup> | AX0               | AX <sup>0</sup> |
| 71         | 1           | I2                  | I <sup>1</sup> | M2                | M <sup>1</sup> | AX2               | AX <sup>1</sup> |
| 72         | 1           | I4                  | I <sup>2</sup> | M4                | M <sup>2</sup> | AX4               | AX <sup>2</sup> |
| 73         | 1           | I6                  | I <sup>3</sup> | M6                | M <sup>3</sup> | AX6               | AX <sup>3</sup> |
| 74         | 1           | I8                  | I <sup>4</sup> | M8                | M <sup>4</sup> | AX8               | AX <sup>4</sup> |
| 75         | 1           | I10                 | I <sup>5</sup> | M10               | M <sup>5</sup> | AX10              | AX <sup>5</sup> |
| 76         | 1           | I12                 | I <sup>6</sup> | M12               | M <sup>6</sup> | AX12              | AX <sup>6</sup> |
| 77         | 1           | I14                 | I <sup>7</sup> | M14               | M <sup>7</sup> | AX14              | AX <sup>7</sup> |
| 78         | 1           | VCCO (Bank 1)       | -              | VCCO (Bank 1)     | -              | VCCO (Bank 1)     | -               |
| 79         | 1           | GND (Bank 1)        | -              | GND (Bank 1)      | -              | GND (Bank 1)      | -               |
| 80         | 1           | J0                  | J <sup>0</sup> | N0                | N <sup>0</sup> | BX0               | BX <sup>0</sup> |
| 81         | 1           | J2                  | J <sup>1</sup> | N2                | N <sup>1</sup> | BX2               | BX <sup>1</sup> |
| 82         | 1           | J4                  | J <sup>2</sup> | N4                | N <sup>2</sup> | BX4               | BX <sup>2</sup> |
| 83         | 1           | J6                  | J <sup>3</sup> | N6                | N <sup>3</sup> | BX6               | BX <sup>3</sup> |
| 84         | 1           | J8                  | J <sup>4</sup> | N8                | N <sup>4</sup> | BX8               | BX <sup>4</sup> |
| 85         | 1           | J10                 | J <sup>5</sup> | N10               | N <sup>5</sup> | BX10              | BX <sup>5</sup> |
| 86         | 1           | J12                 | J <sup>6</sup> | N12               | N <sup>6</sup> | BX12              | BX <sup>6</sup> |
| 87         | 1           | J14                 | J <sup>7</sup> | N14               | N <sup>7</sup> | BX14              | BX <sup>7</sup> |
| 88         | -           | VCC                 | -              | VCC               | -              | VCC               | -               |
| 89         | -           | NC                  | -              | NC                | -              | NC                | -               |
| 90         | -           | GND                 | -              | GND               | -              | GND               | -               |
| 91         | -           | TMS                 | -              | TMS               | -              | TMS               | -               |
| 92         | 1           | VCCO (Bank 1)       | -              | VCCO (Bank 1)     | -              | VCCO (Bank 1)     | -               |
| 93         | 1           | K14                 | K <sup>7</sup> | O14               | O <sup>7</sup> | CX14              | CX <sup>7</sup> |
| 94         | 1           | K12                 | K <sup>6</sup> | O12               | O <sup>6</sup> | CX12              | CX <sup>6</sup> |
| 95         | 1           | K10                 | K <sup>5</sup> | O10               | O <sup>5</sup> | CX10              | CX <sup>5</sup> |
| 96         | 1           | K8                  | K <sup>4</sup> | O8                | O <sup>4</sup> | CX8               | CX <sup>4</sup> |
| 97         | 1           | K6                  | K <sup>3</sup> | O6                | O <sup>3</sup> | CX6               | CX <sup>3</sup> |
| 98         | 1           | K4                  | K <sup>2</sup> | O4                | O <sup>2</sup> | CX4               | CX <sup>2</sup> |
| 99         | 1           | K2                  | K <sup>1</sup> | O2                | O <sup>1</sup> | CX2               | CX <sup>1</sup> |
| 100        | 1           | K0                  | K <sup>0</sup> | O0                | O <sup>0</sup> | CX0               | CX <sup>0</sup> |

**ispMACH 4256V/B/C, 4384V/B/C, 4512V/B/C Logic Signal Connections:  
256-Ball ftBGA/fpBGA**

| Ball Number | I/O Bank | ispMACH 4256V/B/C<br>128-I/O |                | ispMACH 4256V/B/C<br>160-I/O |                | ispMACH 4384V/B/C |                | ispMACH 4512V/B/C |                |
|-------------|----------|------------------------------|----------------|------------------------------|----------------|-------------------|----------------|-------------------|----------------|
|             |          | GLB/MC/Pad                   | ORP            | GLB/MC/Pad                   | ORP            | GLB/MC/Pad        | ORP            | GLB/MC/Pad        | ORP            |
| -           | -        | -                            | -              | -                            | -              | VCC               | -              | VCC               | -              |
| -           | -        | GND                          | -              | GND                          | -              | GND               | -              | GND               | -              |
| C3          | -        | TDI                          | -              | TDI                          | -              | TDI               | -              | TDI               | -              |
| -           | 0        | VCCO (Bank 0)                | -              | VCCO (Bank 0)                | -              | VCCO (Bank 0)     | -              | VCCO (Bank 0)     | -              |
| B1          | 0        | C14                          | C <sup>7</sup> | C14                          | C <sup>9</sup> | C14               | C <sup>7</sup> | C14               | C <sup>7</sup> |
| F5          | 0        | C12                          | C <sup>6</sup> | C12                          | C <sup>8</sup> | C12               | C <sup>6</sup> | C12               | C <sup>6</sup> |
| D3          | 0        | C10                          | C <sup>5</sup> | C10                          | C <sup>7</sup> | C10               | C <sup>5</sup> | C10               | C <sup>5</sup> |
| C1          | 0        | C8                           | C <sup>4</sup> | C9                           | C <sup>6</sup> | C8                | C <sup>4</sup> | C8                | C <sup>4</sup> |
| C2          | 0        | C6                           | C <sup>3</sup> | C8                           | C <sup>5</sup> | C6                | C <sup>3</sup> | C6                | C <sup>3</sup> |
| E3          | 0        | C4                           | C <sup>2</sup> | C6                           | C <sup>4</sup> | C4                | C <sup>2</sup> | C4                | C <sup>2</sup> |
| D2          | 0        | C2                           | C <sup>1</sup> | C4                           | C <sup>3</sup> | C2                | C <sup>1</sup> | C2                | C <sup>1</sup> |
| F6          | 0        | C0                           | C <sup>0</sup> | C2                           | C <sup>2</sup> | C0                | C <sup>0</sup> | C0                | C <sup>0</sup> |
| D1          | 0        | NC                           | -              | C1                           | C <sup>1</sup> | F6                | F <sup>3</sup> | H0                | H <sup>0</sup> |
| E2          | 0        | NC                           | -              | C0                           | C <sup>0</sup> | F4                | F <sup>2</sup> | H4                | H <sup>1</sup> |
| E4          | 0        | NC                           | -              | NC                           | -              | D6                | D <sup>3</sup> | F4                | F <sup>2</sup> |
| G5          | 0        | NC                           | -              | NC                           | -              | D4                | D <sup>2</sup> | F6                | F <sup>3</sup> |
| E1          | 0        | NC                           | -              | NC                           | -              | NC                | -              | F8                | F <sup>4</sup> |
| -           | 0        | -                            | -              | VCCO (Bank 0)                | -              | VCCO (Bank 0)     | -              | VCCO (Bank 0)     | -              |
| -           | 0        | GND (Bank 0)                 | -              | GND (Bank 0)                 | -              | GND (Bank 0)      | -              | GND (Bank 0)      | -              |
| F2          | 0        | NC                           | -              | NC                           | -              | NC                | -              | F10               | F <sup>5</sup> |
| F1          | 0        | NC                           | -              | NC                           | -              | D2                | D <sup>1</sup> | F12               | F <sup>6</sup> |
| G1          | 0        | NC                           | -              | NC                           | -              | D0                | D <sup>0</sup> | F14               | F <sup>7</sup> |
| G6          | 0        | NC                           | -              | D14                          | D <sup>9</sup> | F2                | F <sup>1</sup> | H8                | H <sup>2</sup> |
| G4          | 0        | NC                           | -              | D12                          | D <sup>8</sup> | F0                | F <sup>0</sup> | H12               | H <sup>3</sup> |
| H6          | 0        | D14                          | D <sup>7</sup> | D10                          | D <sup>7</sup> | E14               | E <sup>7</sup> | G14               | G <sup>7</sup> |
| G3          | 0        | D12                          | D <sup>6</sup> | D9                           | D <sup>6</sup> | E12               | E <sup>6</sup> | G12               | G <sup>6</sup> |
| H5          | 0        | D10                          | D <sup>5</sup> | D8                           | D <sup>5</sup> | E10               | E <sup>5</sup> | G10               | G <sup>5</sup> |
| G2          | 0        | D8                           | D <sup>4</sup> | D6                           | D <sup>4</sup> | E8                | E <sup>4</sup> | G8                | G <sup>4</sup> |
| H1          | 0        | D6                           | D <sup>3</sup> | D4                           | D <sup>3</sup> | E6                | E <sup>3</sup> | G6                | G <sup>3</sup> |
| H2          | 0        | D4                           | D <sup>2</sup> | D2                           | D <sup>2</sup> | E4                | E <sup>2</sup> | G4                | G <sup>2</sup> |
| H3          | 0        | D2                           | D <sup>1</sup> | D1                           | D <sup>1</sup> | E2                | E <sup>1</sup> | G2                | G <sup>1</sup> |
| H4          | 0        | D0                           | D <sup>0</sup> | D0                           | D <sup>0</sup> | E0                | E <sup>0</sup> | G0                | G <sup>0</sup> |
| -           | 0        | VCCO (Bank 0)                | -              | VCCO (Bank 0)                | -              | VCCO (Bank 0)     | -              | VCCO (Bank 0)     | -              |
| -           | 0        | -                            | -              | GND (Bank 0)                 | -              | GND (Bank 0)      | -              | GND (Bank 0)      | -              |
| J4          | 0        | E0                           | E <sup>0</sup> | E0                           | E <sup>0</sup> | H0                | H <sup>0</sup> | J0                | J <sup>0</sup> |
| J3          | 0        | E2                           | E <sup>1</sup> | E1                           | E <sup>1</sup> | H2                | H <sup>1</sup> | J2                | J <sup>1</sup> |
| J2          | 0        | E4                           | E <sup>2</sup> | E2                           | E <sup>2</sup> | H4                | H <sup>2</sup> | J4                | J <sup>2</sup> |
| J1          | 0        | E6                           | E <sup>3</sup> | E4                           | E <sup>3</sup> | H6                | H <sup>3</sup> | J6                | J <sup>3</sup> |
| K1          | 0        | E8                           | E <sup>4</sup> | E6                           | E <sup>4</sup> | H8                | H <sup>4</sup> | J8                | J <sup>4</sup> |
| J5          | 0        | E10                          | E <sup>5</sup> | E8                           | E <sup>5</sup> | H10               | H <sup>5</sup> | J10               | J <sup>5</sup> |
| K2          | 0        | E12                          | E <sup>6</sup> | E9                           | E <sup>6</sup> | H12               | H <sup>6</sup> | J12               | J <sup>6</sup> |

**ispMACH 4256V/B/C, 4384V/B/C, 4512V/B/C Logic Signal Connections:  
256-Ball ftBGA/fpBGA (Cont.)**

| Ball Number | I/O Bank | ispMACH 4256V/B/C<br>128-I/O |                | ispMACH 4256V/B/C<br>160-I/O |                | ispMACH 4384V/B/C |                | ispMACH 4512V/B/C |                |
|-------------|----------|------------------------------|----------------|------------------------------|----------------|-------------------|----------------|-------------------|----------------|
|             |          | GLB/MC/Pad                   | ORP            | GLB/MC/Pad                   | ORP            | GLB/MC/Pad        | ORP            | GLB/MC/Pad        | ORP            |
| J6          | 0        | E14                          | E <sup>7</sup> | E10                          | E <sup>7</sup> | H14               | H <sup>7</sup> | J14               | J <sup>7</sup> |
| K3          | 0        | NC                           | -              | E12                          | E <sup>8</sup> | G0                | G <sup>0</sup> | I0                | I <sup>0</sup> |
| K4          | 0        | NC                           | -              | E14                          | E <sup>9</sup> | G2                | G <sup>1</sup> | I4                | I <sup>1</sup> |
| L1          | 0        | NC                           | -              | NC                           | -              | I14               | I <sup>7</sup> | K0                | K <sup>0</sup> |
| L2          | 0        | NC                           | -              | NC                           | -              | I12               | I <sup>6</sup> | K2                | K <sup>1</sup> |
| M1          | 0        | NC                           | -              | NC                           | -              | NC                | -              | K4                | K <sup>2</sup> |
| -           | 0        | GND (Bank 0)                 | -              | GND (Bank 0)                 | -              | GND (Bank 0)      | -              | GND (Bank 0)      | -              |
| -           | 0        | -                            | -              | VCCO (Bank 0)                | -              | VCCO (Bank 0)     | -              | VCCO (Bank 0)     | -              |
| M2          | 0        | NC                           | -              | NC                           | -              | NC                | -              | K6                | K <sup>3</sup> |
| N1          | 0        | NC                           | -              | NC                           | -              | I10               | I <sup>5</sup> | K8                | K <sup>4</sup> |
| M3          | 0        | NC                           | -              | NC                           | -              | I8                | I <sup>4</sup> | K10               | K <sup>5</sup> |
| M4          | 0        | NC                           | -              | F0                           | F <sup>0</sup> | G4                | G <sup>2</sup> | I8                | I <sup>2</sup> |
| N2          | 0        | NC                           | -              | F1                           | F <sup>1</sup> | G6                | G <sup>3</sup> | I12               | I <sup>3</sup> |
| K5          | 0        | F0                           | F <sup>0</sup> | F2                           | F <sup>2</sup> | J0                | J <sup>0</sup> | N0                | N <sup>0</sup> |
| P1          | 0        | F2                           | F <sup>1</sup> | F4                           | F <sup>3</sup> | J2                | J <sup>1</sup> | N2                | N <sup>1</sup> |
| K6          | 0        | F4                           | F <sup>2</sup> | F6                           | F <sup>4</sup> | J4                | J <sup>2</sup> | N4                | N <sup>2</sup> |
| N3          | 0        | F6                           | F <sup>3</sup> | F8                           | F <sup>5</sup> | J6                | J <sup>3</sup> | N6                | N <sup>3</sup> |
| L5          | 0        | F8                           | F <sup>4</sup> | F9                           | F <sup>6</sup> | J8                | J <sup>4</sup> | N8                | N <sup>4</sup> |
| P2          | 0        | F10                          | F <sup>5</sup> | F10                          | F <sup>7</sup> | J10               | J <sup>5</sup> | N10               | N <sup>5</sup> |
| L6          | 0        | F12                          | F <sup>6</sup> | F12                          | F <sup>8</sup> | J12               | J <sup>6</sup> | N12               | N <sup>6</sup> |
| R1          | 0        | F14                          | F <sup>7</sup> | F14                          | F <sup>9</sup> | J14               | J <sup>7</sup> | N14               | N <sup>7</sup> |
| -           | 0        | VCCO (Bank 0)                | -              | VCCO (Bank 0)                | -              | VCCO (Bank 0)     | -              | VCCO (Bank 0)     | -              |
| P3          | -        | TCK                          | -              | TCK                          | -              | TCK               | -              | TCK               | -              |
| -           | -        | VCC                          | -              | VCC                          | -              | VCC               | -              | VCC               | -              |
| -           | -        | GND                          | -              | GND                          | -              | GND               | -              | GND               | -              |
| -           | 0        | -                            | -              | GND (Bank 0)                 | -              | GND (Bank 0)      | -              | GND (Bank 0)      | -              |
| T2          | 0        | NC                           | -              | G14                          | G <sup>9</sup> | I6                | I <sup>3</sup> | K12               | K <sup>6</sup> |
| M5          | 0        | NC                           | -              | G12                          | G <sup>8</sup> | I4                | I <sup>2</sup> | K14               | K <sup>7</sup> |
| N4          | 0        | G14                          | G <sup>7</sup> | G10                          | G <sup>7</sup> | K14               | K <sup>7</sup> | O14               | O <sup>7</sup> |
| T3          | 0        | G12                          | G <sup>6</sup> | G9                           | G <sup>6</sup> | K12               | K <sup>6</sup> | O12               | O <sup>6</sup> |
| R3          | 0        | G10                          | G <sup>5</sup> | G8                           | G <sup>5</sup> | K10               | K <sup>5</sup> | O10               | O <sup>5</sup> |
| M6          | 0        | G8                           | G <sup>4</sup> | G6                           | G <sup>4</sup> | K8                | K <sup>4</sup> | O8                | O <sup>4</sup> |
| P4          | 0        | G6                           | G <sup>3</sup> | G4                           | G <sup>3</sup> | K6                | K <sup>3</sup> | O6                | O <sup>3</sup> |
| L7          | 0        | G4                           | G <sup>2</sup> | G2                           | G <sup>2</sup> | K4                | K <sup>2</sup> | O4                | O <sup>2</sup> |
| N5          | 0        | G2                           | G <sup>1</sup> | G1                           | G <sup>1</sup> | K2                | K <sup>1</sup> | O2                | O <sup>1</sup> |
| M7          | 0        | G0                           | G <sup>0</sup> | G0                           | G <sup>0</sup> | K0                | K <sup>0</sup> | O0                | O <sup>0</sup> |
| P5          | 0        | NC                           | -              | NC                           | -              | G8                | G <sup>4</sup> | M0                | M <sup>0</sup> |
| R4          | 0        | NC                           | -              | NC                           | -              | G10               | G <sup>5</sup> | M4                | M <sup>1</sup> |
| T4          | 0        | NC                           | -              | NC                           | -              | NC                | -              | L0                | L <sup>0</sup> |
| -           | 0        | GND (Bank 0)                 | -              | GND (Bank 0)                 | -              | GND (Bank 0)      | -              | GND (Bank 0)      | -              |
| -           | 0        | VCCO (Bank 0)                | -              | VCCO (Bank 0)                | -              | VCCO (Bank 0)     | -              | VCCO (Bank 0)     | -              |

**ispMACH 4256V/B/C, 4384V/B/C, 4512V/B/C Logic Signal Connections:  
256-Ball ftBGA/fpBGA (Cont.)**

| Ball Number | I/O Bank | ispMACH 4256V/B/C<br>128-I/O |                | ispMACH 4256V/B/C<br>160-I/O |                | ispMACH 4384V/B/C |                 | ispMACH 4512V/B/C |                 |
|-------------|----------|------------------------------|----------------|------------------------------|----------------|-------------------|-----------------|-------------------|-----------------|
|             |          | GLB/MC/Pad                   | ORP            | GLB/MC/Pad                   | ORP            | GLB/MC/Pad        | ORP             | GLB/MC/Pad        | ORP             |
| C12         | 1        | O0                           | O <sup>0</sup> | O2                           | O <sup>2</sup> | GX0               | GX <sup>0</sup> | OX0               | OX <sup>0</sup> |
| E10         | 1        | NC                           | -              | O1                           | O <sup>1</sup> | CX8               | CX <sup>4</sup> | MX0               | MX <sup>0</sup> |
| A13         | 1        | NC                           | -              | O0                           | O <sup>0</sup> | CX10              | CX <sup>5</sup> | MX4               | MX <sup>1</sup> |
| D12         | 1        | NC                           | -              | NC                           | -              | NC                | -               | LX0               | LX <sup>0</sup> |
| -           | 1        | GND (Bank 1)                 | -              | GND (Bank 1)                 | -              | GND (Bank 1)      | -               | GND (Bank 1)      | -               |
| -           | 1        | VCCO (Bank 1)                | -              | VCCO (Bank 1)                | -              | VCCO (Bank 1)     | -               | VCCO (Bank 1)     | -               |
| B12         | 1        | NC                           | -              | NC                           | -              | NC                | -               | LX4               | LX <sup>1</sup> |
| A12         | 1        | NC                           | -              | NC                           | -              | EX2               | EX <sup>1</sup> | LX8               | LX <sup>2</sup> |
| B11         | 1        | NC                           | -              | NC                           | -              | EX0               | EX <sup>0</sup> | LX12              | LX <sup>3</sup> |
| A11         | 1        | NC                           | -              | P14                          | P <sup>9</sup> | CX12              | CX <sup>6</sup> | MX8               | MX <sup>2</sup> |
| D10         | 1        | NC                           | -              | P12                          | P <sup>8</sup> | CX14              | CX <sup>7</sup> | MX12              | MX <sup>3</sup> |
| C10         | 1        | P14                          | P <sup>7</sup> | P10                          | P <sup>7</sup> | HX14              | HX <sup>7</sup> | PX14              | PX <sup>7</sup> |
| B10         | 1        | P12                          | P <sup>6</sup> | P9                           | P <sup>6</sup> | HX12              | HX <sup>6</sup> | PX12              | PX <sup>6</sup> |
| A10         | 1        | P10                          | P <sup>5</sup> | P8                           | P <sup>5</sup> | HX10              | HX <sup>5</sup> | PX10              | PX <sup>5</sup> |
| A9          | 1        | P8                           | P <sup>4</sup> | P6                           | P <sup>4</sup> | HX8               | HX <sup>4</sup> | PX8               | PX <sup>4</sup> |
| F9          | 1        | P6                           | P <sup>3</sup> | P4                           | P <sup>3</sup> | HX6               | HX <sup>3</sup> | PX6               | PX <sup>3</sup> |
| B9          | 1        | P4                           | P <sup>2</sup> | P2                           | P <sup>2</sup> | HX4               | HX <sup>2</sup> | PX4               | PX <sup>2</sup> |
| E9          | 1        | P2/GOE1                      | P <sup>1</sup> | P1/GOE1                      | P <sup>1</sup> | HX2/GOE1          | HX <sup>1</sup> | PX2/GOE1          | PX <sup>1</sup> |
| C9          | 1        | P0                           | P <sup>0</sup> | P0                           | P <sup>0</sup> | HX0               | HX <sup>0</sup> | PX0               | PX <sup>0</sup> |
| -           | -        | GND                          | -              | GND                          | -              | GND               | -               | GND               | -               |
| D9          | 1        | CLK3/I                       | -              | CLK3/I                       | -              | CLK3/I            | -               | CLK3/I            | -               |
| -           | 0        | GND (Bank 0)                 | -              | GND (Bank 0)                 | -              | GND (Bank 0)      | -               | GND (Bank 0)      | -               |
| B8          | 0        | CLK0/I                       | -              | CLK0/I                       | -              | CLK0/I            | -               | CLK0/I            | -               |
| -           | -        | VCC                          | -              | VCC                          | -              | VCC               | -               | VCC               | -               |
| D8          | 0        | A0                           | A <sup>0</sup> | A0                           | A <sup>0</sup> | A0                | A <sup>0</sup>  | A0                | A <sup>0</sup>  |
| C8          | 0        | A2/GOE0                      | A <sup>1</sup> | A1/GOE0                      | A <sup>1</sup> | A2/GOE0           | A <sup>1</sup>  | A2/GOE0           | A <sup>1</sup>  |
| A8          | 0        | A4                           | A <sup>2</sup> | A2                           | A <sup>2</sup> | A4                | A <sup>2</sup>  | A4                | A <sup>2</sup>  |
| A7          | 0        | A6                           | A <sup>3</sup> | A4                           | A <sup>3</sup> | A6                | A <sup>3</sup>  | A6                | A <sup>3</sup>  |
| B7          | 0        | A8                           | A <sup>4</sup> | A6                           | A <sup>4</sup> | A8                | A <sup>4</sup>  | A8                | A <sup>4</sup>  |
| E8          | 0        | A10                          | A <sup>5</sup> | A8                           | A <sup>5</sup> | A10               | A <sup>5</sup>  | A10               | A <sup>5</sup>  |
| D7          | 0        | A12                          | A <sup>6</sup> | A9                           | A <sup>6</sup> | A12               | A <sup>6</sup>  | A12               | A <sup>6</sup>  |
| F8          | 0        | A14                          | A <sup>7</sup> | A10                          | A <sup>7</sup> | A14               | A <sup>7</sup>  | A14               | A <sup>7</sup>  |
| C7          | 0        | NC                           | -              | A12                          | A <sup>8</sup> | F14               | F <sup>7</sup>  | D0                | D <sup>0</sup>  |
| A6          | 0        | NC                           | -              | A14                          | A <sup>9</sup> | F12               | F <sup>6</sup>  | D4                | D <sup>1</sup>  |
| B6          | 0        | NC                           | -              | NC                           | -              | D14               | D <sup>7</sup>  | E0                | E <sup>0</sup>  |
| A5          | 0        | NC                           | -              | NC                           | -              | D12               | D <sup>6</sup>  | E4                | E <sup>1</sup>  |
| B5          | 0        | NC                           | -              | NC                           | -              | NC                | -               | E8                | E <sup>2</sup>  |
| -           | 0        | VCCO (Bank 0)                | -              | VCCO (Bank 0)                | -              | VCCO (Bank 0)     | -               | VCCO (Bank 0)     | -               |
| -           | 0        | GND (Bank 0)                 | -              | GND (Bank 0)                 | -              | GND (Bank 0)      | -               | GND (Bank 0)      | -               |
| D5          | 0        | NC                           | -              | NC                           | -              | NC                | -               | E12               | E <sup>3</sup>  |
| A4          | 0        | NC                           | -              | B0                           | B <sup>0</sup> | F10               | F <sup>5</sup>  | D8                | D <sup>2</sup>  |

## ispMACH 4000B (2.5V) Lead-Free Commercial Devices

| Device  | Part Number                    | Macrocells | Voltage | t <sub>PD</sub> | Package         | Pin/Ball Count | I/O | Grade |
|---------|--------------------------------|------------|---------|-----------------|-----------------|----------------|-----|-------|
| LC4032B | LC4032B-25TN48C                | 32         | 2.5     | 2.5             | Lead-Free TQFP  | 48             | 32  | C     |
|         | LC4032B-5TN48C                 | 32         | 2.5     | 5               | Lead-Free TQFP  | 48             | 32  | C     |
|         | LC4032B-75TN48C                | 32         | 2.5     | 7.5             | Lead-Free TQFP  | 48             | 32  | C     |
|         | LC4032B-25TN44C                | 32         | 2.5     | 2.5             | Lead-Free TQFP  | 44             | 30  | C     |
|         | LC4032B-5TN44C                 | 32         | 2.5     | 5               | Lead-Free TQFP  | 44             | 30  | C     |
|         | LC4032B-75TN44C                | 32         | 2.5     | 7.5             | Lead-Free TQFP  | 44             | 30  | C     |
| LC4064B | LC4064B-25TN100C               | 64         | 2.5     | 2.5             | Lead-Free TQFP  | 100            | 64  | C     |
|         | LC4064B-5TN100C                | 64         | 2.5     | 5               | Lead-Free TQFP  | 100            | 64  | C     |
|         | LC4064B-75TN100C               | 64         | 2.5     | 7.5             | Lead-Free TQFP  | 100            | 64  | C     |
|         | LC4064B-25TN48C                | 64         | 2.5     | 2.5             | Lead-Free TQFP  | 48             | 32  | C     |
|         | LC4064B-5TN48C                 | 64         | 2.5     | 5               | Lead-Free TQFP  | 48             | 32  | C     |
|         | LC4064B-75TN48C                | 64         | 2.5     | 7.5             | Lead-Free TQFP  | 48             | 32  | C     |
|         | LC4064B-25TN44C                | 64         | 2.5     | 2.5             | Lead-Free TQFP  | 44             | 30  | C     |
|         | LC4064B-5TN44C                 | 64         | 2.5     | 5               | Lead-Free TQFP  | 44             | 30  | C     |
|         | LC4064B-75TN44C                | 64         | 2.5     | 7.5             | Lead-Free TQFP  | 44             | 30  | C     |
| LC4128B | LC4128B-27TN128C               | 128        | 2.5     | 2.7             | Lead-Free TQFP  | 128            | 92  | C     |
|         | LC4128B-5TN128C                | 128        | 2.5     | 5               | Lead-Free TQFP  | 128            | 92  | C     |
|         | LC4128B-75TN128C               | 128        | 2.5     | 7.5             | Lead-Free TQFP  | 128            | 92  | C     |
|         | LC4128B-27TN100C               | 128        | 2.5     | 2.7             | Lead-Free TQFP  | 100            | 92  | C     |
|         | LC4128B-5TN100C                | 128        | 2.5     | 5               | Lead-Free TQFP  | 100            | 92  | C     |
|         | LC4128B-75TN100C               | 128        | 2.5     | 7.5             | Lead-Free TQFP  | 100            | 92  | C     |
| LC4256B | LC4256B-3FTN256AC              | 256        | 2.5     | 3               | Lead-Free ftBGA | 256            | 128 | C     |
|         | LC4256B-5FTN256AC              | 256        | 2.5     | 5               | Lead-Free ftBGA | 256            | 128 | C     |
|         | LC4256B-75FTN256AC             | 256        | 2.5     | 7.5             | Lead-Free ftBGA | 256            | 128 | C     |
|         | LC4256B-3FTN256BC              | 256        | 2.5     | 3               | Lead-Free ftBGA | 256            | 160 | C     |
|         | LC4256B-5FTN256BC              | 256        | 2.5     | 5               | Lead-Free ftBGA | 256            | 160 | C     |
|         | LC4256B-75FTN256BC             | 256        | 2.5     | 7.5             | Lead-Free ftBGA | 256            | 160 | C     |
|         | LC4256B-3FN256AC <sup>1</sup>  | 256        | 2.5     | 3               | Lead-Free fpBGA | 256            | 128 | C     |
|         | LC4256B-5FN256AC <sup>1</sup>  | 256        | 2.5     | 5               | Lead-Free fpBGA | 256            | 128 | C     |
|         | LC4256B-75FN256AC <sup>1</sup> | 256        | 2.5     | 7.5             | Lead-Free fpBGA | 256            | 128 | C     |
|         | LC4256B-3FN256BC <sup>1</sup>  | 256        | 2.5     | 3               | Lead-Free fpBGA | 256            | 160 | C     |
|         | LC4256B-5FN256BC <sup>1</sup>  | 256        | 2.5     | 5               | Lead-Free fpBGA | 256            | 160 | C     |
|         | LC4256B-75FN256BC <sup>1</sup> | 256        | 2.5     | 7.5             | Lead-Free fpBGA | 256            | 160 | C     |
|         | LC4256B-3TN176C                | 256        | 2.5     | 3               | Lead-Free TQFP  | 176            | 128 | C     |
|         | LC4256B-5TN176C                | 256        | 2.5     | 5               | Lead-Free TQFP  | 176            | 128 | C     |
|         | LC4256B-75TN176C               | 256        | 2.5     | 7.5             | Lead-Free TQFP  | 176            | 128 | C     |
|         | LC4256B-3TN100C                | 256        | 2.5     | 3               | Lead-Free TQFP  | 100            | 64  | C     |
|         | LC4256B-5TN100C                | 256        | 2.5     | 5               | Lead-Free TQFP  | 100            | 64  | C     |
|         | LC4256B-75TN100C               | 256        | 2.5     | 7.5             | Lead-Free TQFP  | 100            | 64  | C     |

## ispMACH 4000V (3.3V) Lead-Free Industrial Devices (Cont.)

| Device  | Part Number                    | Macrocells | Voltage | t <sub>PD</sub> | Package         | Pin/Ball Count | I/O | Grade |
|---------|--------------------------------|------------|---------|-----------------|-----------------|----------------|-----|-------|
| LC4256V | LC4256V-5FTN256AI              | 256        | 3.3     | 5               | Lead-free ftBGA | 256            | 128 | I     |
|         | LC4256V-75FTN256AI             | 256        | 3.3     | 7.5             | Lead-free ftBGA | 256            | 128 | I     |
|         | LC4256V-10FTN256AI             | 256        | 3.3     | 10              | Lead-free ftBGA | 256            | 128 | I     |
|         | LC4256V-5FTN256BI              | 256        | 3.3     | 5               | Lead-free ftBGA | 256            | 160 | I     |
|         | LC4256V-75FTN256BI             | 256        | 3.3     | 7.5             | Lead-free ftBGA | 256            | 160 | I     |
|         | LC4256V-10FTN256BI             | 256        | 3.3     | 10              | Lead-free ftBGA | 256            | 160 | I     |
|         | LC4256V-5FN256AI <sup>1</sup>  | 256        | 3.3     | 5               | Lead-free fpBGA | 256            | 128 | I     |
|         | LC4256V-75FN256AI <sup>1</sup> | 256        | 3.3     | 7.5             | Lead-free fpBGA | 256            | 128 | I     |
|         | LC4256V-10FN256AI <sup>1</sup> | 256        | 3.3     | 10              | Lead-free fpBGA | 256            | 128 | I     |
|         | LC4256V-5FN256BI <sup>1</sup>  | 256        | 3.3     | 5               | Lead-free fpBGA | 256            | 160 | I     |
|         | LC4256V-75FN256BI <sup>1</sup> | 256        | 3.3     | 7.5             | Lead-free fpBGA | 256            | 160 | I     |
|         | LC4256V-10FN256BI <sup>1</sup> | 256        | 3.3     | 10              | Lead-free fpBGA | 256            | 160 | I     |
|         | LC4256V-5TN176I                | 256        | 3.3     | 5               | Lead-free TQFP  | 176            | 128 | I     |
|         | LC4256V-75TN176I               | 256        | 3.3     | 7.5             | Lead-free TQFP  | 176            | 128 | I     |
|         | LC4256V-10TN176I               | 256        | 3.3     | 10              | Lead-free TQFP  | 176            | 128 | I     |
|         | LC4256V-5TN144I                | 256        | 3.3     | 5               | Lead-free TQFP  | 144            | 96  | I     |
|         | LC4256V-75TN144I               | 256        | 3.3     | 7.5             | Lead-free TQFP  | 144            | 96  | I     |
|         | LC4256V-10TN144I               | 256        | 3.3     | 10              | Lead-free TQFP  | 144            | 96  | I     |
|         | LC4256V-5TN100I                | 256        | 3.3     | 5               | Lead-free TQFP  | 100            | 64  | I     |
|         | LC4256V-75TN100I               | 256        | 3.3     | 7.5             | Lead-free TQFP  | 100            | 64  | I     |
|         | LC4256V-10TN100I               | 256        | 3.3     | 10              | Lead-free TQFP  | 100            | 64  | I     |
| LC4384V | LC4384V-5FTN256I               | 384        | 3.3     | 5               | Lead-free ftBGA | 256            | 192 | I     |
|         | LC4384V-75FTN256I              | 384        | 3.3     | 7.5             | Lead-free ftBGA | 256            | 192 | I     |
|         | LC4384V-10FTN256I              | 384        | 3.3     | 10              | Lead-free ftBGA | 256            | 192 | I     |
|         | LC4384V-5FN256I <sup>1</sup>   | 384        | 3.3     | 5               | Lead-free fpBGA | 256            | 192 | I     |
|         | LC4384V-75FN256I <sup>1</sup>  | 384        | 3.3     | 7.5             | Lead-free fpBGA | 256            | 192 | I     |
|         | LC4384V-10FN256I <sup>1</sup>  | 384        | 3.3     | 10              | Lead-free fpBGA | 256            | 192 | I     |
|         | LC4384V-5TN176I                | 384        | 3.3     | 5               | Lead-free TQFP  | 176            | 128 | I     |
|         | LC4384V-75TN176I               | 384        | 3.3     | 7.5             | Lead-free TQFP  | 176            | 128 | I     |
|         | LC4384V-10TN176I               | 384        | 3.3     | 10              | Lead-free TQFP  | 176            | 128 | I     |
| LC4512V | LC4512V-5FTN256I               | 512        | 3.3     | 5               | Lead-free ftBGA | 256            | 208 | I     |
|         | LC4512V-75FTN256I              | 512        | 3.3     | 7.5             | Lead-free ftBGA | 256            | 208 | I     |
|         | LC4512V-10FTN256I              | 512        | 3.3     | 10              | Lead-free ftBGA | 256            | 208 | I     |
|         | LC4512V-5FN256I <sup>1</sup>   | 512        | 3.3     | 5               | Lead-free fpBGA | 256            | 208 | I     |
|         | LC4512V-75FN256I <sup>1</sup>  | 512        | 3.3     | 7.5             | Lead-free fpBGA | 256            | 208 | I     |
|         | LC4512V-10FN256I <sup>1</sup>  | 512        | 3.3     | 10              | Lead-free fpBGA | 256            | 208 | I     |
|         | LC4512V-5TN176I                | 512        | 3.3     | 5               | Lead-free TQFP  | 176            | 128 | I     |
|         | LC4512V-75TN176I               | 512        | 3.3     | 7.5             | Lead-free TQFP  | 176            | 128 | I     |
|         | LC4512V-10TN176I               | 512        | 3.3     | 10              | Lead-free TQFP  | 176            | 128 | I     |

1. Use ftBGA package. fpBGA package devices have been discontinued via PCN#14A-07.