



Welcome to [E-XFL.COM](https://www.e-xfl.com)

## Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

## Applications of Embedded - CPLDs

### Details

|                                 |                                                                                                                                                                         |
|---------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                  | Obsolete                                                                                                                                                                |
| Programmable Type               | In System Programmable                                                                                                                                                  |
| Delay Time tpd(1) Max           | 7.5 ns                                                                                                                                                                  |
| Voltage Supply - Internal       | 1.65V ~ 1.95V                                                                                                                                                           |
| Number of Logic Elements/Blocks | 32                                                                                                                                                                      |
| Number of Macrocells            | 512                                                                                                                                                                     |
| Number of Gates                 | -                                                                                                                                                                       |
| Number of I/O                   | 208                                                                                                                                                                     |
| Operating Temperature           | -40°C ~ 105°C (TJ)                                                                                                                                                      |
| Mounting Type                   | Surface Mount                                                                                                                                                           |
| Package / Case                  | 256-LBGA                                                                                                                                                                |
| Supplier Device Package         | 256-FTBGA (17x17)                                                                                                                                                       |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4512c-75ftn256i">https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4512c-75ftn256i</a> |


**Table 5. Product Term Expansion Capability**

| Expansion Chains | Macrocells Associated with Expansion Chain (with Wrap Around) | Max PT/Macrocell |
|------------------|---------------------------------------------------------------|------------------|
| Chain-0          | M0 M4 M8 M12 M0                                               | 75               |
| Chain-1          | M1 M5 M9 M13 M1                                               | 80               |
| Chain-2          | M2 M6 M10 M14 M2                                              | 75               |
| Chain-3          | M3 M7 M11 M15 M3                                              | 70               |

Every time the super cluster allocator is used, there is an incremental delay of  $t_{EXP}$ . When the super cluster allocator is used, all destinations other than the one being steered to, are given the value of ground (i.e., if the super cluster is steered to M (n+4), then M (n) is ground).

## Macrocell

The 16 macrocells in the GLB are driven by the 16 outputs from the logic allocator. Each macrocell contains a programmable XOR gate, a programmable register/latch, along with routing for the logic and control functions. Figure 5 shows a graphical representation of the macrocell. The macrocells feed the ORP and GRP. A direct input from the I/O cell allows designers to use the macrocell to construct high-speed input registers. A programmable delay in this path allows designers to choose between the fastest possible set-up time and zero hold time.

**Figure 5. Macrocell**

## Enhanced Clock Multiplexer

The clock input to the flip-flop can select any of the four block clocks along with the shared PT clock, and true and complement forms of the optional individual term clock. An 8:1 multiplexer structure is used to select the clock. The eight sources for the clock multiplexer are as follows:

- Block CLK0
- Block CLK1

**Table 7. ORP Combinations for I/O Blocks with 16 I/Os**

| I/O Cell | Available Macrocells                 |
|----------|--------------------------------------|
| I/O 0    | M0, M1, M2, M3, M4, M5, M6, M7       |
| I/O 1    | M1, M2, M3, M4, M5, M6, M7, M8       |
| I/O 2    | M2, M3, M4, M5, M6, M7, M8, M9       |
| I/O 3    | M3, M4, M5, M6, M7, M8, M9, M10      |
| I/O 4    | M4, M5, M6, M7, M8, M9, M10, M11     |
| I/O 5    | M5, M6, M7, M8, M9, M10, M11, M12    |
| I/O 6    | M6, M7, M8, M9, M10, M11, M12, M13   |
| I/O 7    | M7, M8, M9, M10, M11, M12, M13, M14  |
| I/O 8    | M8, M9, M10, M11, M12, M13, M14, M15 |
| I/O 9    | M9, M10, M11, M12, M13, M14, M15, M0 |
| I/O 10   | M10, M11, M12, M13, M14, M15, M0, M1 |
| I/O 11   | M11, M12, M13, M14, M15, M0, M1, M2  |
| I/O 12   | M12, M13, M14, M15, M0, M1, M2, M3   |
| I/O 13   | M13, M14, M15, M0, M1, M2, M3, M4    |
| I/O 14   | M14, M15, M0, M1, M2, M3, M4, M5     |
| I/O 15   | M15, M0, M1, M2, M3, M4, M5, M6      |

**Table 8. ORP Combinations for I/O Blocks with 4 I/Os**

| I/O Cell | Available Macrocells                 |
|----------|--------------------------------------|
| I/O 0    | M0, M1, M2, M3, M4, M5, M6, M7       |
| I/O 1    | M4, M5, M6, M7, M8, M9, M10, M11     |
| I/O 2    | M8, M9, M10, M11, M12, M13, M14, M15 |
| I/O 3    | M12, M13, M14, M15, M0, M1, M2, M3   |

**Table 9. ORP Combinations for I/O Blocks with 10 I/Os**

| I/O Cell | Available Macrocells                 |
|----------|--------------------------------------|
| I/O 0    | M0, M1, M2, M3, M4, M5, M6, M7       |
| I/O 1    | M2, M3, M4, M5, M6, M7, M8, M9       |
| I/O 2    | M4, M5, M6, M7, M8, M9, M10, M11     |
| I/O 3    | M6, M7, M8, M9, M10, M11, M12, M13   |
| I/O 4    | M8, M9, M10, M11, M12, M13, M14, M15 |
| I/O 5    | M10, M11, M12, M13, M14, M15, M0, M1 |
| I/O 6    | M12, M13, M14, M15, M0, M1, M2, M3   |
| I/O 7    | M14, M15, M0, M1, M2, M3, M4, M5     |
| I/O 8    | M2, M3, M4, M5, M6, M7, M8, M9       |
| I/O 9    | M10, M11, M12, M13, M14, M15, M0, M1 |

| I/O Cell | Available Macrocells                 |
|----------|--------------------------------------|
| I/O 0    | M0, M1, M2, M3, M4, M5, M6, M7       |
| I/O 1    | M1, M2, M3, M4, M5, M6, M7, M8       |
| I/O 2    | M2, M3, M4, M5, M6, M7, M8, M9       |
| I/O 3    | M4, M5, M6, M7, M8, M9, M10, M11     |
| I/O 4    | M5, M6, M7, M8, M9, M10, M11, M12    |
| I/O 5    | M6, M7, M8, M9, M10, M11, M12, M13   |
| I/O 6    | M8, M9, M10, M11, M12, M13, M14, M15 |
| I/O 7    | M9, M10, M11, M12, M13, M14, M15, M0 |
| I/O 8    | M10, M11, M12, M13, M14, M15, M0, M1 |
| I/O 9    | M12, M13, M14, M15, M0, M1, M2, M3   |
| I/O 10   | M13, M14, M15, M0, M1, M2, M3, M4    |
| I/O 11   | M14, M15, M0, M1, M2, M3, M4, M5     |

The ORP bypass and fast-path output multiplexer is a 4:1 multiplexer and allows the 5-PT fast path to bypass the ORP and be connected directly to the pin with either the regular output or the inverted output. This multiplexer also allows the register output to bypass the ORP to achieve faster  $t_{CO}$ .

The OE Routing Pool provides the corresponding local output enable (OE) product term to the I/O cell.

The I/O cell contains the following programmable elements: output buffer, input buffer, OE multiplexer and bus maintenance circuitry. Figure 8 details the I/O cell.

[illegible]

11

## ispMACH 4000Z External Switching Characteristics

Over Recommended Operating Conditions

| Parameter                     | Description <sup>1, 2, 3</sup>                                                    | -35  |      | -37  |      | -42  |      | Units |
|-------------------------------|-----------------------------------------------------------------------------------|------|------|------|------|------|------|-------|
|                               |                                                                                   | Min. | Max. | Min. | Max. | Min. | Max. |       |
| t <sub>PD</sub>               | 5-PT bypass combinatorial propagation delay                                       | —    | 3.5  | —    | 3.7  | —    | 4.2  | ns    |
| t <sub>PD_MC</sub>            | 20-PT combinatorial propagation delay through macrocell                           | —    | 4.4  | —    | 4.7  | —    | 5.7  | ns    |
| t <sub>S</sub>                | GLB register setup time before clock                                              | 2.2  | —    | 2.5  | —    | 2.7  | —    | ns    |
| t <sub>ST</sub>               | GLB register setup time before clock with T-type register                         | 2.4  | —    | 2.7  | —    | 2.9  | —    | ns    |
| t <sub>SIR</sub>              | GLB register setup time before clock, input register path                         | 1.0  | —    | 1.1  | —    | 1.3  | —    | ns    |
| t <sub>SIRZ</sub>             | GLB register setup time before clock with zero hold                               | 2.0  | —    | 2.1  | —    | 2.6  | —    | ns    |
| t <sub>H</sub>                | GLB register hold time after clock                                                | 0.0  | —    | 0.0  | —    | 0.0  | —    | ns    |
| t <sub>HT</sub>               | GLB register hold time after clock with T-type register                           | 0.0  | —    | 0.0  | —    | 0.0  | —    | ns    |
| t <sub>HIR</sub>              | GLB register hold time after clock, input register path                           | 1.0  | —    | 1.0  | —    | 1.3  | —    | ns    |
| t <sub>HIRZ</sub>             | GLB register hold time after clock, input register path with zero hold            | 0.0  | —    | 0.0  | —    | 0.0  | —    | ns    |
| t <sub>CO</sub>               | GLB register clock-to-output delay                                                | —    | 3.0  | —    | 3.2  | —    | 3.5  | ns    |
| t <sub>R</sub>                | External reset pin to output delay                                                | —    | 5.0  | —    | 6.0  | —    | 7.3  | ns    |
| t <sub>RW</sub>               | External reset pulse duration                                                     | 1.5  | —    | 1.7  | —    | 2.0  | —    | ns    |
| t <sub>PTOE/DIS</sub>         | Input to output local product term output enable/disable                          | —    | 7.0  | —    | 8.0  | —    | 8.0  | ns    |
| t <sub>GPTOE/DIS</sub>        | Input to output global product term output enable/disable                         | —    | 6.5  | —    | 7.0  | —    | 8.0  | ns    |
| t <sub>GOE/DIS</sub>          | Global OE input to output enable/disable                                          | —    | 4.5  | —    | 4.5  | —    | 4.8  | ns    |
| t <sub>CW</sub>               | Global clock width, high or low                                                   | 1.0  | —    | 1.5  | —    | 1.8  | —    | ns    |
| t <sub>GW</sub>               | Global gate width low (for low transparent) or high (for high transparent)        | 1.0  | —    | 1.5  | —    | 1.8  | —    | ns    |
| t <sub>WIR</sub>              | Input register clock width, high or low                                           | 1.0  | —    | 1.5  | —    | 1.8  | —    | ns    |
| f <sub>MAX</sub> <sup>4</sup> | Clock frequency with internal feedback                                            | —    | 267  | —    | 250  | —    | 220  | MHz   |
| f <sub>MAX</sub> (Ext.)       | clock frequency with external feedback, [1 / (t <sub>S</sub> + t <sub>CO</sub> )] | —    | 192  | —    | 175  | —    | 161  | MHz   |

1. Timing numbers are based on default LVCMOS 1.8 I/O buffers. Use timing adjusters provided to calculate other standards.

Timing v.2.2

2. Measured using standard switching GRP loading of 1 and 1 output switching.

3. Pulse widths and clock widths less than minimum will cause unknown behavior.

4. Standard 16-bit counter using GRP feedback.

## ispMACH 4000V/B/C Internal Timing Parameters

Over Recommended Operating Conditions

| Parameter             | Description                                                            | -5   |      | -75  |      | -10  |      | Units |
|-----------------------|------------------------------------------------------------------------|------|------|------|------|------|------|-------|
|                       |                                                                        | Min. | Max. | Min. | Max. | Min. | Max. |       |
| In/Out Delays         |                                                                        |      |      |      |      |      |      |       |
| t <sub>IN</sub>       | Input Buffer Delay                                                     | —    | 0.95 | —    | 1.50 | —    | 2.00 | ns    |
| t <sub>GOE</sub>      | Global OE Pin Delay                                                    | —    | 4.04 | —    | 6.04 | —    | 7.04 | ns    |
| t <sub>GCLK_IN</sub>  | Global Clock Input Buffer Delay                                        | —    | 1.83 | —    | 2.28 | —    | 3.28 | ns    |
| t <sub>BUF</sub>      | Delay through Output Buffer                                            | —    | 1.00 | —    | 1.50 | —    | 1.50 | ns    |
| t <sub>EN</sub>       | Output Enable Time                                                     | —    | 0.96 | —    | 0.96 | —    | 0.96 | ns    |
| t <sub>DIS</sub>      | Output Disable Time                                                    | —    | 0.96 | —    | 0.96 | —    | 0.96 | ns    |
| Routing/GLB Delays    |                                                                        |      |      |      |      |      |      |       |
| t <sub>ROUTE</sub>    | Delay through GRP                                                      | —    | 1.51 | —    | 2.26 | —    | 3.26 | ns    |
| t <sub>MCELL</sub>    | Macrocell Delay                                                        | —    | 1.05 | —    | 1.45 | —    | 1.95 | ns    |
| t <sub>INREG</sub>    | Input Buffer to Macrocell Register Delay                               | —    | 0.56 | —    | 0.96 | —    | 1.46 | ns    |
| t <sub>FBK</sub>      | Internal Feedback Delay                                                | —    | 0.00 | —    | 0.00 | —    | 0.00 | ns    |
| t <sub>PDb</sub>      | 5-PT Bypass Propagation Delay                                          | —    | 1.54 | —    | 2.24 | —    | 3.24 | ns    |
| t <sub>PDi</sub>      | Macrocell Propagation Delay                                            | —    | 0.94 | —    | 1.24 | —    | 1.74 | ns    |
| Register/Latch Delays |                                                                        |      |      |      |      |      |      |       |
| t <sub>S</sub>        | D-Register Setup Time (Global Clock)                                   | 1.32 | —    | 1.57 | —    | 1.57 | —    | ns    |
| t <sub>S_PT</sub>     | D-Register Setup Time (Product Term Clock)                             | 1.32 | —    | 1.32 | —    | 1.32 | —    | ns    |
| t <sub>ST</sub>       | T-Register Setup Time (Global Clock)                                   | 1.52 | —    | 1.77 | —    | 1.77 | —    | ns    |
| t <sub>ST_PT</sub>    | T-Register Setup Time (Product Term Clock)                             | 1.32 | —    | 1.32 | —    | 1.32 | —    | ns    |
| t <sub>H</sub>        | D-Register Hold Time                                                   | 1.68 | —    | 2.93 | —    | 3.93 | —    | ns    |
| t <sub>HT</sub>       | T-Register Hold Time                                                   | 1.68 | —    | 2.93 | —    | 3.93 | —    | ns    |
| t <sub>SIR</sub>      | D-Input Register Setup Time (Global Clock)                             | 1.52 | —    | 1.57 | —    | 1.57 | —    | ns    |
| t <sub>SIR_PT</sub>   | D-Input Register Setup Time (Product Term Clock)                       | 1.45 | —    | 1.45 | —    | 1.45 | —    | ns    |
| t <sub>HIR</sub>      | D-Input Register Hold Time (Global Clock)                              | 0.68 | —    | 1.18 | —    | 1.18 | —    | ns    |
| t <sub>HIR_PT</sub>   | D-Input Register Hold Time (Product Term Clock)                        | 0.68 | —    | 1.18 | —    | 1.18 | —    | ns    |
| t <sub>COi</sub>      | Register Clock to Output/Feedback MUX Time                             | —    | 0.52 | —    | 0.67 | —    | 1.17 | ns    |
| t <sub>CES</sub>      | Clock Enable Setup Time                                                | 2.25 | —    | 2.25 | —    | 2.25 | —    | ns    |
| t <sub>CEH</sub>      | Clock Enable Hold Time                                                 | 1.88 | —    | 1.88 | —    | 1.88 | —    | ns    |
| t <sub>SL</sub>       | Latch Setup Time (Global Clock)                                        | 1.32 | —    | 1.57 | —    | 1.57 | —    | ns    |
| t <sub>SL_PT</sub>    | Latch Setup Time (Product Term Clock)                                  | 1.32 | —    | 1.32 | —    | 1.32 | —    | ns    |
| t <sub>HL</sub>       | Latch Hold Time                                                        | 1.17 | —    | 1.17 | —    | 1.17 | —    | ns    |
| t <sub>GOi</sub>      | Latch Gate to Output/Feedback MUX Time                                 | —    | 0.33 | —    | 0.33 | —    | 0.33 | ns    |
| t <sub>PDLi</sub>     | Propagation Delay through Transparent Latch to Output/<br>Feedback MUX | —    | 0.25 | —    | 0.25 | —    | 0.25 | ns    |
| t <sub>SRI</sub>      | Asynchronous Reset or Set to Output/Feedback MUX<br>Delay              | 0.28 | —    | 0.28 | —    | 0.28 | —    | ns    |
| t <sub>SRR</sub>      | Asynchronous Reset or Set Recovery Time                                | 1.67 | —    | 1.67 | —    | 1.67 | —    | ns    |
| Control Delays        |                                                                        |      |      |      |      |      |      |       |
| t <sub>BCLK</sub>     | GLB PT Clock Delay                                                     | —    | 1.12 | —    | 1.12 | —    | 0.62 | ns    |
| t <sub>PTCLK</sub>    | Macrocell PT Clock Delay                                               | —    | 0.87 | —    | 0.87 | —    | 0.87 | ns    |
| t <sub>BSR</sub>      | GLB PT Set/Reset Delay                                                 | —    | 1.83 | —    | 1.83 | —    | 1.83 | ns    |
| t <sub>PTSR</sub>     | Macrocell PT Set/Reset Delay                                           | —    | 2.51 | —    | 3.41 | —    | 3.41 | ns    |

---

**ispMACH 4000V/B/C Internal Timing Parameters (Cont.)****Over Recommended Operating Conditions**

| Parameter          | Description           | -5   |      | -75  |      | -10  |      | Units |
|--------------------|-----------------------|------|------|------|------|------|------|-------|
|                    |                       | Min. | Max. | Min. | Max. | Min. | Max. |       |
| t <sub>GPTOE</sub> | Global PT OE Delay    | —    | 5.58 | —    | 5.58 | —    | 5.78 | ns    |
| t <sub>PTOE</sub>  | Macrocell PT OE Delay | —    | 3.58 | —    | 4.28 | —    | 4.28 | ns    |

Timing v.3.2

Note: Internal Timing Parameters are not tested and are for reference only. Refer to the Timing Model in this data sheet for further details.

## ispMACH 4000Z Internal Timing Parameters

Over Recommended Operating Conditions

| Parameter             | Description                                                        | -35  |      | -37  |      | -42  |      | Units |
|-----------------------|--------------------------------------------------------------------|------|------|------|------|------|------|-------|
|                       |                                                                    | Min. | Max. | Min. | Max. | Min. | Max. |       |
| In/Out Delays         |                                                                    |      |      |      |      |      |      |       |
| t <sub>IN</sub>       | Input Buffer Delay                                                 | —    | 0.75 | —    | 0.80 | —    | 0.75 | ns    |
| t <sub>GOE</sub>      | Global OE Pin Delay                                                | —    | 2.25 | —    | 2.25 | —    | 2.30 | ns    |
| t <sub>GCLK_IN</sub>  | Global Clock Input Buffer Delay                                    | —    | 1.60 | —    | 1.60 | —    | 1.95 | ns    |
| t <sub>BUF</sub>      | Delay through Output Buffer                                        | —    | 0.75 | —    | 0.90 | —    | 0.90 | ns    |
| t <sub>EN</sub>       | Output Enable Time                                                 | —    | 2.25 | —    | 2.25 | —    | 2.50 | ns    |
| t <sub>DIS</sub>      | Output Disable Time                                                | —    | 1.35 | —    | 1.35 | —    | 2.50 | ns    |
| Routing/GLB Delays    |                                                                    |      |      |      |      |      |      |       |
| t <sub>ROUTE</sub>    | Delay through GRP                                                  | —    | 1.60 | —    | 1.60 | —    | 2.15 | ns    |
| t <sub>MCELL</sub>    | Macrocell Delay                                                    | —    | 0.65 | —    | 0.75 | —    | 0.85 | ns    |
| t <sub>INREG</sub>    | Input Buffer to Macrocell Register Delay                           | —    | 0.91 | —    | 1.00 | —    | 1.00 | ns    |
| t <sub>FBK</sub>      | Internal Feedback Delay                                            | —    | 0.05 | —    | 0.00 | —    | 0.00 | ns    |
| t <sub>PDb</sub>      | 5-PT Bypass Propagation Delay                                      | —    | 0.40 | —    | 0.40 | —    | 0.40 | ns    |
| t <sub>PDi</sub>      | Macrocell Propagation Delay                                        | —    | 0.25 | —    | 0.25 | —    | 0.65 | ns    |
| Register/Latch Delays |                                                                    |      |      |      |      |      |      |       |
| t <sub>S</sub>        | D-Register Setup Time (Global Clock)                               | 0.80 | —    | 0.95 | —    | 0.90 | —    | ns    |
| t <sub>S_PT</sub>     | D-Register Setup Time (Product Term Clock)                         | 1.35 | —    | 1.95 | —    | 1.90 | —    | ns    |
| t <sub>ST</sub>       | T-Register Setup Time (Global Clock)                               | 1.00 | —    | 1.15 | —    | 1.10 | —    | ns    |
| t <sub>ST_PT</sub>    | T-register Setup Time (Product Term Clock)                         | 1.55 | —    | 1.75 | —    | 2.10 | —    | ns    |
| t <sub>H</sub>        | D-Register Hold Time                                               | 1.40 | —    | 1.55 | —    | 1.80 | —    | ns    |
| t <sub>HT</sub>       | T-Resister Hold Time                                               | 1.40 | —    | 1.55 | —    | 1.80 | —    | ns    |
| t <sub>SIR</sub>      | D-Input Register Setup Time (Global Clock)                         | 0.94 | —    | 0.90 | —    | 1.50 | —    | ns    |
| t <sub>SIR_PT</sub>   | D-Input Register Setup Time (Product Term Clock)                   | 1.45 | —    | 1.45 | —    | 1.45 | —    | ns    |
| t <sub>HIR</sub>      | D-Input Register Hold Time (Global Clock)                          | 1.06 | —    | 1.20 | —    | 1.10 | —    | ns    |
| t <sub>HIR_PT</sub>   | D-Input Register Hold Time (Product Term Clock)                    | 0.88 | —    | 1.00 | —    | 1.00 | —    | ns    |
| t <sub>COi</sub>      | Register Clock to Output/Feedback MUX Time                         | —    | 0.65 | —    | 0.70 | —    | 0.65 | ns    |
| t <sub>CES</sub>      | Clock Enable Setup Time                                            | 1.00 | —    | 2.00 | —    | 2.00 | —    | ns    |
| t <sub>CEH</sub>      | Clock Enable Hold Time                                             | 0.00 | —    | 0.00 | —    | 0.00 | —    | ns    |
| t <sub>SL</sub>       | Latch Setup Time (Global Clock)                                    | 0.80 | —    | 0.95 | —    | 0.90 | —    | ns    |
| t <sub>SL_PT</sub>    | Latch Setup Time (Product Term Clock)                              | 1.55 | —    | 1.95 | —    | 1.90 | —    | ns    |
| t <sub>HL</sub>       | Latch Hold Time                                                    | 1.40 | —    | 1.80 | —    | 1.80 | —    | ns    |
| t <sub>GOi</sub>      | Latch Gate to Output/Feedback MUX Time                             | —    | 0.40 | —    | 0.33 | —    | 0.33 | ns    |
| t <sub>PDLi</sub>     | Propagation Delay through Transparent Latch to Output/Feedback MUX | —    | 0.30 | —    | 0.25 | —    | 0.25 | ns    |
| t <sub>SRI</sub>      | Asynchronous Reset or Set to Output/Feedback MUX Delay             | —    | 0.28 | —    | 0.28 | —    | 1.27 | ns    |
| t <sub>SRR</sub>      | Asynchronous Reset or Set Recovery Delay                           | —    | 2.00 | —    | 1.67 | —    | 1.80 | ns    |
| Control Delays        |                                                                    |      |      |      |      |      |      |       |
| t <sub>BCLK</sub>     | GLB PT Clock Delay                                                 | —    | 1.30 | —    | 1.50 | —    | 1.55 | ns    |
| t <sub>PTCLK</sub>    | Macrocell PT Clock Delay                                           | —    | 1.50 | —    | 1.70 | —    | 1.55 | ns    |
| t <sub>BSR</sub>      | GLB PT Set/Reset Delay                                             | —    | 1.10 | —    | 1.83 | —    | 1.83 | ns    |
| t <sub>PTSR</sub>     | Macrocell PT Set/Reset Delay                                       | —    | 1.22 | —    | 2.02 | —    | 1.83 | ns    |

**ispMACH 4000Z Timing Adders (Cont.)<sup>1</sup>**

| Adder Type                        | Base Parameter                                            | Description                                | -45  |      | -5   |      | -75  |      | Units |
|-----------------------------------|-----------------------------------------------------------|--------------------------------------------|------|------|------|------|------|------|-------|
|                                   |                                                           |                                            | Min. | Max. | Min. | Max. | Min. | Max. |       |
| Optional Delay Adders             |                                                           |                                            |      |      |      |      |      |      |       |
| t <sub>INDIO</sub>                | t <sub>INREG</sub>                                        | Input register delay                       | —    | 1.30 | —    | 1.30 | —    | 1.30 | ns    |
| t <sub>EXP</sub>                  | t <sub>MCELL</sub>                                        | Product term expander delay                | —    | 0.45 | —    | 0.45 | —    | 0.50 | ns    |
| t <sub>ORP</sub>                  | —                                                         | Output routing pool delay                  | —    | 0.40 | —    | 0.40 | —    | 0.40 | ns    |
| t <sub>BLA</sub>                  | t <sub>ROUTE</sub>                                        | Additional block load-ing adder            | —    | 0.05 | —    | 0.05 | —    | 0.05 | ns    |
| t <sub>IOI</sub> Input Adjusters  |                                                           |                                            |      |      |      |      |      |      |       |
| LVTTTL_in                         | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVTTTL standard                      | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVC MOS33_in                      | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVC MOS 3.3 standard                 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVC MOS25_in                      | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVC MOS 2.5 standard                 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVC MOS18_in                      | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVC MOS 1.8 standard                 | —    | 0.00 | —    | 0.00 | —    | 0.00 | ns    |
| PCI_in                            | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using PCI compatible input                 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| t <sub>IOO</sub> Output Adjusters |                                                           |                                            |      |      |      |      |      |      |       |
| LVTTTL_out                        | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as TTL buffer            | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| LVC MOS33_out                     | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as 3.3V buffer           | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| LVC MOS25_out                     | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as 2.5V buffer           | —    | 0.10 | —    | 0.10 | —    | 0.10 | ns    |
| LVC MOS18_out                     | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as 1.8V buffer           | —    | 0.00 | —    | 0.00 | —    | 0.00 | ns    |
| PCI_out                           | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as PCI compatible buffer | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| Slow Slew                         | t <sub>BUF</sub> , t <sub>EN</sub>                        | Output configured for slow slew rate       | —    | 1.00 | —    | 1.00 | —    | 1.00 | ns    |

Note: Open drain timing is the same as corresponding LVC MOS timing.

Timing v.2.2

1. Refer to TN1004, [ispMACH 4000 Timing Model Design and Usage Guidelines](#) for information regarding use of these adders.

**ispMACH 4032V/B/C and 4064V/B/C Logic Signal Connections:  
44-Pin TQFP**

| Pin Number | Bank Number | ispMACH 4032V/B/C |                 | ispMACH 4064V/B/C |                |
|------------|-------------|-------------------|-----------------|-------------------|----------------|
|            |             | GLB/MC/Pad        | ORP             | GLB/MC/Pad        | ORP            |
| 1          | -           | TDI               | -               | TDI               | -              |
| 2          | 0           | A5                | A <sup>5</sup>  | A10               | A <sup>5</sup> |
| 3          | 0           | A6                | A <sup>6</sup>  | A12               | A <sup>6</sup> |
| 4          | 0           | A7                | A <sup>7</sup>  | A14               | A <sup>7</sup> |
| 5          | 0           | GND (Bank 0)      | -               | GND (Bank 0)      | -              |
| 6          | 0           | VCCO (Bank 0)     | -               | VCCO (Bank 0)     | -              |
| 7          | 0           | A8                | A <sup>8</sup>  | B0                | B <sup>0</sup> |
| 8          | 0           | A9                | A <sup>9</sup>  | B2                | B <sup>1</sup> |
| 9          | 0           | A10               | A <sup>10</sup> | B4                | B <sup>2</sup> |
| 10         | -           | TCK               | -               | TCK               | -              |
| 11         | -           | VCC               | -               | VCC               | -              |
| 12         | -           | GND               | -               | GND               | -              |
| 13         | 0           | A12               | A <sup>12</sup> | B8                | B <sup>4</sup> |
| 14         | 0           | A13               | A <sup>13</sup> | B10               | B <sup>5</sup> |
| 15         | 0           | A14               | A <sup>14</sup> | B12               | B <sup>6</sup> |
| 16         | 0           | A15               | A <sup>15</sup> | B14               | B <sup>7</sup> |
| 17         | 1           | CLK2/I            | -               | CLK2/I            | -              |
| 18         | 1           | B0                | B <sup>0</sup>  | C0                | C <sup>0</sup> |
| 19         | 1           | B1                | B <sup>1</sup>  | C2                | C <sup>1</sup> |
| 20         | 1           | B2                | B <sup>2</sup>  | C4                | C <sup>2</sup> |
| 21         | 1           | B3                | B <sup>3</sup>  | C6                | C <sup>3</sup> |
| 22         | 1           | B4                | B <sup>4</sup>  | C8                | C <sup>4</sup> |
| 23         | -           | TMS               | -               | TMS               | -              |
| 24         | 1           | B5                | B <sup>5</sup>  | C10               | C <sup>5</sup> |
| 25         | 1           | B6                | B <sup>6</sup>  | C12               | C <sup>6</sup> |
| 26         | 1           | B7                | B <sup>7</sup>  | C14               | C <sup>7</sup> |
| 27         | 1           | GND (Bank 1)      | -               | GND (Bank 1)      | -              |
| 28         | 1           | VCCO (Bank 1)     | -               | VCCO (Bank 1)     | -              |
| 29         | 1           | B8                | B <sup>8</sup>  | D0                | D <sup>0</sup> |
| 30         | 1           | B9                | B <sup>9</sup>  | D2                | D <sup>1</sup> |
| 31         | 1           | B10               | B <sup>10</sup> | D4                | D <sup>2</sup> |
| 32         | -           | TDO               | -               | TDO               | -              |
| 33         | -           | VCC               | -               | VCC               | -              |
| 34         | -           | GND               | -               | GND               | -              |
| 35         | 1           | B12               | B <sup>12</sup> | D8                | D <sup>4</sup> |
| 36         | 1           | B13               | B <sup>13</sup> | D10               | D <sup>5</sup> |
| 37         | 1           | B14               | B <sup>14</sup> | D12               | D <sup>6</sup> |
| 38         | 1           | B15/GOE1          | B <sup>15</sup> | D14/GOE1          | D <sup>7</sup> |
| 39         | 0           | CLK0/I            | -               | CLK0/I            | -              |
| 40         | 0           | A0/GOE0           | A <sup>0</sup>  | A0/GOE0           | A <sup>0</sup> |
| 41         | 0           | A1                | A <sup>1</sup>  | A2                | A <sup>1</sup> |

**ispMACH 4032V/B/C and 4064V/B/C Logic Signal Connections:  
44-Pin TQFP (Cont.)**

| Pin Number | Bank Number | ispMACH 4032V/B/C |                | ispMACH 4064V/B/C |                |
|------------|-------------|-------------------|----------------|-------------------|----------------|
|            |             | GLB/MC/Pad        | ORP            | GLB/MC/Pad        | ORP            |
| 42         | 0           | A2                | A <sup>2</sup> | A4                | A <sup>2</sup> |
| 43         | 0           | A3                | A <sup>3</sup> | A6                | A <sup>3</sup> |
| 44         | 0           | A4                | A <sup>4</sup> | A8                | A <sup>4</sup> |

**ispMACH 4032V/B/C/Z and 4064V/B/C/Z Logic Signal Connections:  
48-Pin TQFP**

| Pin Number | Bank Number | ispMACH 4032V/B/C/Z |                 | ispMACH 4064V/B/C |                | ispMACH 4064Z |                |
|------------|-------------|---------------------|-----------------|-------------------|----------------|---------------|----------------|
|            |             | GLB/MC/Pad          | ORP             | GLB/MC/Pad        | ORP            | GLB/MC/Pad    | ORP            |
| 1          | -           | TDI                 | -               | TDI               | -              | TDI           | -              |
| 2          | 0           | A5                  | A <sup>5</sup>  | A10               | A <sup>5</sup> | A8            | A <sup>5</sup> |
| 3          | 0           | A6                  | A <sup>6</sup>  | A12               | A <sup>6</sup> | A10           | A <sup>6</sup> |
| 4          | 0           | A7                  | A <sup>7</sup>  | A14               | A <sup>7</sup> | A11           | A <sup>7</sup> |
| 5          | 0           | GND (Bank 0)        | -               | GND (Bank 0)      | -              | GND (Bank 0)  | -              |
| 6          | 0           | VCCO (Bank 0)       | -               | VCCO (Bank 0)     | -              | VCCO (Bank 0) | -              |
| 7          | 0           | A8                  | A <sup>8</sup>  | B0                | B <sup>0</sup> | B15           | B <sup>7</sup> |
| 8          | 0           | A9                  | A <sup>9</sup>  | B2                | B <sup>1</sup> | B12           | B <sup>6</sup> |
| 9          | 0           | A10                 | A <sup>10</sup> | B4                | B <sup>2</sup> | B10           | B <sup>5</sup> |
| 10         | 0           | A11                 | A <sup>11</sup> | B6                | B <sup>3</sup> | B8            | B <sup>4</sup> |
| 11         | -           | TCK                 | -               | TCK               | -              | TCK           | -              |
| 12         | -           | VCC                 | -               | VCC               | -              | VCC           | -              |
| 13         | -           | GND                 | -               | GND               | -              | GND           | -              |
| 14         | 0           | A12                 | A <sup>12</sup> | B8                | B <sup>4</sup> | B6            | B <sup>3</sup> |
| 15         | 0           | A13                 | A <sup>13</sup> | B10               | B <sup>5</sup> | B4            | B <sup>2</sup> |
| 16         | 0           | A14                 | A <sup>14</sup> | B12               | B <sup>6</sup> | B2            | B <sup>1</sup> |
| 17         | 0           | A15                 | A <sup>15</sup> | B14               | B <sup>7</sup> | B0            | B <sup>0</sup> |
| 18         | 0           | CLK1/I              | -               | CLK1/I            | -              | CLK1/I        | -              |
| 19         | 1           | CLK2/I              | -               | CLK2/I            | -              | CLK2/I        | -              |
| 20         | 1           | B0                  | B <sup>0</sup>  | C0                | C <sup>0</sup> | C0            | C <sup>0</sup> |
| 21         | 1           | B1                  | B <sup>1</sup>  | C2                | C <sup>1</sup> | C1            | C <sup>1</sup> |
| 22         | 1           | B2                  | B <sup>2</sup>  | C4                | C <sup>2</sup> | C2            | C <sup>2</sup> |
| 23         | 1           | B3                  | B <sup>3</sup>  | C6                | C <sup>3</sup> | C4            | C <sup>3</sup> |
| 24         | 1           | B4                  | B <sup>4</sup>  | C8                | C <sup>4</sup> | C6            | C <sup>4</sup> |
| 25         | -           | TMS                 | -               | TMS               | -              | TMS           | -              |
| 26         | 1           | B5                  | B <sup>5</sup>  | C10               | C <sup>5</sup> | C8            | C <sup>5</sup> |
| 27         | 1           | B6                  | B <sup>6</sup>  | C12               | C <sup>6</sup> | C10           | C <sup>6</sup> |
| 28         | 1           | B7                  | B <sup>7</sup>  | C14               | C <sup>7</sup> | C11           | C <sup>7</sup> |
| 29         | 1           | GND (Bank 1)        | -               | GND (Bank 1)      | -              | GND (Bank 1)  | -              |
| 30         | 1           | VCCO (Bank 1)       | -               | VCCO (Bank 1)     | -              | VCCO (Bank 1) | -              |
| 31         | 1           | B8                  | B <sup>8</sup>  | D0                | D <sup>0</sup> | D15           | D <sup>7</sup> |
| 32         | 1           | B9                  | B <sup>9</sup>  | D2                | D <sup>1</sup> | D12           | D <sup>6</sup> |

**ispMACH 4032V/B/C/Z and 4064V/B/C/Z Logic Signal Connections:  
48-Pin TQFP (Cont.)**

| Pin Number | Bank Number | ispMACH 4032V/B/C/Z |                 | ispMACH 4064V/B/C |                | ispMACH 4064Z |                |
|------------|-------------|---------------------|-----------------|-------------------|----------------|---------------|----------------|
|            |             | GLB/MC/Pad          | ORP             | GLB/MC/Pad        | ORP            | GLB/MC/Pad    | ORP            |
| 33         | 1           | B10                 | B <sup>10</sup> | D4                | D <sup>2</sup> | D10           | D <sup>5</sup> |
| 34         | 1           | B11                 | B <sup>11</sup> | D6                | D <sup>3</sup> | D8            | D <sup>4</sup> |
| 35         | -           | TDO                 | -               | TDO               | -              | TDO           | -              |
| 36         | -           | VCC                 | -               | VCC               | -              | VCC           | -              |
| 37         | -           | GND                 | -               | GND               | -              | GND           | -              |
| 38         | 1           | B12                 | B <sup>12</sup> | D8                | D <sup>4</sup> | D6            | D <sup>3</sup> |
| 39         | 1           | B13                 | B <sup>13</sup> | D10               | D <sup>5</sup> | D4            | D <sup>2</sup> |
| 40         | 1           | B14                 | B <sup>14</sup> | D12               | D <sup>6</sup> | D2            | D <sup>1</sup> |
| 41         | 1           | B15/GOE1            | B <sup>15</sup> | D14/GOE1          | D <sup>7</sup> | D0/GOE1       | D <sup>0</sup> |
| 42         | 1           | CLK3/I              | -               | CLK3/I            | -              | CLK3/I        | -              |
| 43         | 0           | CLK0/I              | -               | CLK0/I            | -              | CLK0/I        | -              |
| 44         | 0           | A0/GOE0             | A <sup>0</sup>  | A0/GOE0           | A <sup>0</sup> | A0/GOE0       | A <sup>0</sup> |
| 45         | 0           | A1                  | A <sup>1</sup>  | A2                | A <sup>1</sup> | A1            | A <sup>1</sup> |
| 46         | 0           | A2                  | A <sup>2</sup>  | A4                | A <sup>2</sup> | A2            | A <sup>2</sup> |
| 47         | 0           | A3                  | A <sup>3</sup>  | A6                | A <sup>3</sup> | A4            | A <sup>3</sup> |
| 48         | 0           | A4                  | A <sup>4</sup>  | A8                | A <sup>4</sup> | A6            | A <sup>4</sup> |

**ispMACH 4032Z and 4064Z Logic Signal Connections: 56-Ball csBGA**

| Ball Number | Bank Number | ispMACH 4032Z   |                 | ispMACH 4064Z  |                |
|-------------|-------------|-----------------|-----------------|----------------|----------------|
|             |             | GLB/MC/Pad      | ORP             | GLB/MC/Pad     | ORP            |
| B1          | -           | TDI             | -               | TDI            | -              |
| C3          | 0           | A5              | A <sup>5</sup>  | A8             | A <sup>5</sup> |
| C1          | 0           | A6              | A <sup>6</sup>  | A10            | A <sup>6</sup> |
| D1          | 0           | A7              | A <sup>7</sup>  | A11            | A <sup>7</sup> |
| D3          | 0           | GND (Bank 0)    | -               | GND (Bank 0)   | -              |
| E3          | 0           | NC <sup>1</sup> | -               | I <sup>1</sup> | -              |
| E1          | 0           | NC <sup>1</sup> | -               | I <sup>1</sup> | -              |
| F3          | 0           | VCCO (Bank 0)   | -               | VCCO (Bank 0)  | -              |
| F1          | 0           | A8              | A <sup>8</sup>  | B15            | B <sup>7</sup> |
| G3          | 0           | A9              | A <sup>9</sup>  | B12            | B <sup>6</sup> |
| G1          | 0           | A10             | A <sup>10</sup> | B10            | B <sup>5</sup> |
| H1          | 0           | A11             | A <sup>11</sup> | B8             | B <sup>4</sup> |
| J1          | 0           | NC              | -               | I              | -              |
| K1          | -           | TCK             | -               | TCK            | -              |
| K2          | -           | VCC             | -               | VCC            | -              |
| H3          | -           | GND             | -               | GND            | -              |
| K3          | -           | NC <sup>1</sup> | -               | I <sup>1</sup> | -              |
| K4          | 0           | A12             | A <sup>12</sup> | B6             | B <sup>3</sup> |
| H4          | 0           | A13             | A <sup>13</sup> | B4             | B <sup>2</sup> |
| H5          | 0           | A14             | A <sup>14</sup> | B2             | B <sup>1</sup> |

**ispMACH 4064V/B/C/Z, 4128V/B/C/Z, 4256V/B/C/Z Logic Signal Connections:  
100-Pin TQFP (Cont.)**

| Pin Number | Bank Number | ispMACH 4064V/B/C/Z |                 | ispMACH 4128V/B/C/Z |                | ispMACH 4256V/B/C/Z |                |
|------------|-------------|---------------------|-----------------|---------------------|----------------|---------------------|----------------|
|            |             | GLB/MC/Pad          | ORP             | GLB/MC/Pad          | ORP            | GLB/MC/Pad          | ORP            |
| 42         | 1           | C1                  | C <sup>1</sup>  | E2                  | E <sup>1</sup> | I6                  | I <sup>1</sup> |
| 43         | 1           | C2                  | C <sup>2</sup>  | E4                  | E <sup>2</sup> | I10                 | I <sup>2</sup> |
| 44         | 1           | C3                  | C <sup>3</sup>  | E6                  | E <sup>3</sup> | I12                 | I <sup>3</sup> |
| 45         | 1           | VCCO (Bank 1)       | -               | VCCO (Bank 1)       | -              | VCCO (Bank 1)       | -              |
| 46         | 1           | GND (Bank 1)        | -               | GND (Bank 1)        | -              | GND (Bank 1)        | -              |
| 47         | 1           | C4                  | C <sup>4</sup>  | E8                  | E <sup>4</sup> | J2                  | J <sup>0</sup> |
| 48         | 1           | C5                  | C <sup>5</sup>  | E10                 | E <sup>5</sup> | J6                  | J <sup>1</sup> |
| 49         | 1           | C6                  | C <sup>6</sup>  | E12                 | E <sup>6</sup> | J10                 | J <sup>2</sup> |
| 50         | 1           | C7                  | C <sup>7</sup>  | E14                 | E <sup>7</sup> | J12                 | J <sup>3</sup> |
| 51         | -           | GND                 | -               | GND                 | -              | GND                 | -              |
| 52         | -           | TMS                 | -               | TMS                 | -              | TMS                 | -              |
| 53         | 1           | C8                  | C <sup>8</sup>  | F0                  | F <sup>0</sup> | K12                 | K <sup>3</sup> |
| 54         | 1           | C9                  | C <sup>9</sup>  | F2                  | F <sup>1</sup> | K10                 | K <sup>2</sup> |
| 55         | 1           | C10                 | C <sup>10</sup> | F4                  | F <sup>2</sup> | K6                  | K <sup>1</sup> |
| 56         | 1           | C11                 | C <sup>11</sup> | F6                  | F <sup>3</sup> | K2                  | K <sup>0</sup> |
| 57         | 1           | GND (Bank 1)        | -               | GND (Bank 1)        | -              | GND (Bank 1)        | -              |
| 58         | 1           | C12                 | C <sup>12</sup> | F8                  | F <sup>4</sup> | L12                 | L <sup>3</sup> |
| 59         | 1           | C13                 | C <sup>13</sup> | F10                 | F <sup>5</sup> | L10                 | L <sup>2</sup> |
| 60         | 1           | C14                 | C <sup>14</sup> | F12                 | F <sup>6</sup> | L6                  | L <sup>1</sup> |
| 61         | 1           | C15                 | C <sup>15</sup> | F13                 | F <sup>7</sup> | L4                  | L <sup>0</sup> |
| 62*        | 1           | I                   | -               | I                   | -              | I                   | -              |
| 63         | 1           | VCCO (Bank 1)       | -               | VCCO (Bank 1)       | -              | VCCO (Bank 1)       | -              |
| 64         | 1           | D15                 | D <sup>15</sup> | G14                 | G <sup>7</sup> | M4                  | M <sup>0</sup> |
| 65         | 1           | D14                 | D <sup>14</sup> | G12                 | G <sup>6</sup> | M6                  | M <sup>1</sup> |
| 66         | 1           | D13                 | D <sup>13</sup> | G10                 | G <sup>5</sup> | M10                 | M <sup>2</sup> |
| 67         | 1           | D12                 | D <sup>12</sup> | G8                  | G <sup>4</sup> | M12                 | M <sup>3</sup> |
| 68         | 1           | GND (Bank 1)        | -               | GND (Bank 1)        | -              | GND (Bank 1)        | -              |
| 69         | 1           | D11                 | D <sup>11</sup> | G6                  | G <sup>3</sup> | N2                  | N <sup>0</sup> |
| 70         | 1           | D10                 | D <sup>10</sup> | G5                  | G <sup>2</sup> | N6                  | N <sup>1</sup> |
| 71         | 1           | D9                  | D <sup>9</sup>  | G4                  | G <sup>1</sup> | N10                 | N <sup>2</sup> |
| 72         | 1           | D8                  | D <sup>8</sup>  | G2                  | G <sup>0</sup> | N12                 | N <sup>3</sup> |
| 73*        | 1           | I                   | -               | I                   | -              | I                   | -              |
| 74         | -           | TDO                 | -               | TDO                 | -              | TDO                 | -              |
| 75         | -           | VCC                 | -               | VCC                 | -              | VCC                 | -              |
| 76         | -           | GND                 | -               | GND                 | -              | GND                 | -              |
| 77*        | 1           | I                   | -               | I                   | -              | I                   | -              |
| 78         | 1           | D7                  | D <sup>7</sup>  | H13                 | H <sup>7</sup> | O12                 | O <sup>3</sup> |
| 79         | 1           | D6                  | D <sup>6</sup>  | H12                 | H <sup>6</sup> | O10                 | O <sup>2</sup> |
| 80         | 1           | D5                  | D <sup>5</sup>  | H10                 | H <sup>5</sup> | O6                  | O <sup>1</sup> |
| 81         | 1           | D4                  | D <sup>4</sup>  | H8                  | H <sup>4</sup> | O2                  | O <sup>0</sup> |
| 82         | 1           | GND (Bank 1)        | -               | GND (Bank 1)        | -              | GND (Bank 1)        | -              |

**ispMACH 4064Z, 4128Z and 4256Z Logic Signal Connections:  
132-Ball csBGA (Cont.)**

| Ball Number | Bank Number | ispMACH 4064Z |                 | ispMACH 4128Z |                 | ispMACH 4256Z |                |
|-------------|-------------|---------------|-----------------|---------------|-----------------|---------------|----------------|
|             |             | GLB/MC/Pad    | ORP             | GLB/MC/Pad    | ORP             | GLB/MC/Pad    | ORP            |
| E3          | 0           | NC            | -               | B8            | B <sup>6</sup>  | D12           | D <sup>6</sup> |
| F2          | 0           | A12           | A <sup>12</sup> | B9            | B <sup>7</sup>  | D10           | D <sup>5</sup> |
| F1          | 0           | A13           | A <sup>13</sup> | B10           | B <sup>8</sup>  | D8            | D <sup>4</sup> |
| F3          | 0           | A14           | A <sup>14</sup> | B12           | B <sup>9</sup>  | D6            | D <sup>3</sup> |
| G1          | 0           | A15           | A <sup>15</sup> | B13           | B <sup>10</sup> | D4            | D <sup>2</sup> |
| G2          | 0           | I             | -               | B14           | B <sup>11</sup> | D2            | D <sup>1</sup> |
| G3          | 0           | VCCO (Bank 0) | -               | VCCO (Bank 0) | -               | VCCO (Bank 0) | -              |
| H2          | 0           | NC            | -               | C14           | C <sup>11</sup> | E2            | E <sup>1</sup> |
| H1          | 0           | B15           | B <sup>15</sup> | C13           | C <sup>10</sup> | E4            | E <sup>2</sup> |
| H3          | 0           | B14           | B <sup>14</sup> | C12           | C <sup>9</sup>  | E6            | E <sup>3</sup> |
| J1          | 0           | B13           | B <sup>13</sup> | C10           | C <sup>8</sup>  | E8            | E <sup>4</sup> |
| J2          | 0           | B12           | B <sup>12</sup> | C9            | C <sup>7</sup>  | E10           | E <sup>5</sup> |
| J3          | 0           | NC            | -               | C8            | C <sup>6</sup>  | E12           | E <sup>6</sup> |
| K2          | 0           | GND (Bank 0)  | -               | GND (Bank 0)  | -               | GND (Bank 0)  | -              |
| K1          | 0           | NC            | -               | C6            | C <sup>5</sup>  | F2            | F <sup>1</sup> |
| K3          | 0           | B11           | B <sup>11</sup> | C5            | C <sup>4</sup>  | F4            | F <sup>2</sup> |
| L2          | 0           | B10           | B <sup>10</sup> | C4            | C <sup>3</sup>  | F6            | F <sup>3</sup> |
| L1          | 0           | B9            | B <sup>9</sup>  | C2            | C <sup>2</sup>  | F8            | F <sup>4</sup> |
| L3          | 0           | B8            | B <sup>8</sup>  | C1            | C <sup>1</sup>  | F10           | F <sup>5</sup> |
| M1          | 0           | I             | -               | C0            | C <sup>0</sup>  | F12           | F <sup>6</sup> |
| M2          | 0           | NC            | -               | VCCO (Bank 0) | -               | VCCO (Bank 0) | -              |
| N1          | -           | TCK           | -               | TCK           | -               | TCK           | -              |
| P1          | -           | VCC           | -               | VCC           | -               | VCC           | -              |
| P2          | -           | GND           | -               | GND           | -               | GND           | -              |
| N2          | 0           | I             | -               | D14           | D <sup>11</sup> | G12           | G <sup>6</sup> |
| P3          | 0           | B7            | B <sup>7</sup>  | D13           | D <sup>10</sup> | G10           | G <sup>5</sup> |
| M3          | 0           | B6            | B <sup>6</sup>  | D12           | D <sup>9</sup>  | G8            | G <sup>4</sup> |
| N3          | 0           | B5            | B <sup>5</sup>  | D10           | D <sup>8</sup>  | G6            | G <sup>3</sup> |
| P4          | 0           | B4            | B <sup>4</sup>  | D9            | D <sup>7</sup>  | G4            | G <sup>2</sup> |
| M4          | 0           | NC            | -               | D8            | D <sup>6</sup>  | G2            | G <sup>1</sup> |
| N4          | 0           | GND (Bank 0)  | -               | GND (Bank 0)  | -               | GND (Bank 0)  | -              |
| P5          | 0           | VCCO (Bank 0) | -               | VCCO (Bank 0) | -               | VCCO (Bank 0) | -              |
| N5          | 0           | NC            | -               | D6            | D <sup>5</sup>  | H12           | H <sup>6</sup> |
| M5          | 0           | B3            | B <sup>3</sup>  | D5            | D <sup>4</sup>  | H10           | H <sup>5</sup> |
| N6          | 0           | B2            | B <sup>2</sup>  | D4            | D <sup>3</sup>  | H8            | H <sup>4</sup> |
| P6          | 0           | B1            | B <sup>1</sup>  | D2            | D <sup>2</sup>  | H6            | H <sup>3</sup> |
| M6          | 0           | B0            | B <sup>0</sup>  | D1            | D <sup>1</sup>  | H4            | H <sup>2</sup> |
| P7          | 0           | NC            | -               | D0            | D <sup>0</sup>  | H2            | H <sup>1</sup> |
| N7          | 0           | CLK1/I        | -               | CLK1/I        | -               | CLK1/I        | -              |
| M7          | 1           | CLK2/I        | -               | CLK2/I        | -               | CLK2/I        | -              |
| N8          | -           | VCC           | -               | VCC           | -               | VCC           | -              |

**ispMACH 4256V/B/C/Z, 4384V/B/C, 4512V/B/C, Logic Signal Connections:  
176-Pin TQFP (Cont.)**

| Pin Number | Bank Number | ispMACH 4256V/B/C/Z |                | ispMACH 4384V/B/C |                | ispMACH 4512V/B/C |                 |
|------------|-------------|---------------------|----------------|-------------------|----------------|-------------------|-----------------|
|            |             | GLB/MC/Pad          | ORP            | GLB/MC/Pad        | ORP            | GLB/MC/Pad        | ORP             |
| 60         | 0           | H8                  | H <sup>4</sup> | L8                | L <sup>4</sup> | P8                | P <sup>4</sup>  |
| 61         | 0           | H6                  | H <sup>3</sup> | L6                | L <sup>3</sup> | P6                | P <sup>3</sup>  |
| 62         | 0           | H4                  | H <sup>2</sup> | L4                | L <sup>2</sup> | P4                | P <sup>2</sup>  |
| 63         | 0           | H2                  | H <sup>1</sup> | L2                | L <sup>1</sup> | P2                | P <sup>1</sup>  |
| 64         | 0           | H0                  | H <sup>0</sup> | L0                | L <sup>0</sup> | P0                | P <sup>0</sup>  |
| 65         | -           | GND                 | -              | GND               | -              | GND               | -               |
| 66         | 0           | CLK1/I              | -              | CLK1/I            | -              | CLK1/I            | -               |
| 67         | 1           | GND (Bank 1)        | -              | GND (Bank 1)      | -              | GND (Bank 1)      | -               |
| 68         | 1           | CLK2/I              | -              | CLK2/I            | -              | CLK2/I            | -               |
| 69         | -           | VCC                 | -              | VCC               | -              | VCC               | -               |
| 70         | 1           | I0                  | I <sup>0</sup> | M0                | M <sup>0</sup> | AX0               | AX <sup>0</sup> |
| 71         | 1           | I2                  | I <sup>1</sup> | M2                | M <sup>1</sup> | AX2               | AX <sup>1</sup> |
| 72         | 1           | I4                  | I <sup>2</sup> | M4                | M <sup>2</sup> | AX4               | AX <sup>2</sup> |
| 73         | 1           | I6                  | I <sup>3</sup> | M6                | M <sup>3</sup> | AX6               | AX <sup>3</sup> |
| 74         | 1           | I8                  | I <sup>4</sup> | M8                | M <sup>4</sup> | AX8               | AX <sup>4</sup> |
| 75         | 1           | I10                 | I <sup>5</sup> | M10               | M <sup>5</sup> | AX10              | AX <sup>5</sup> |
| 76         | 1           | I12                 | I <sup>6</sup> | M12               | M <sup>6</sup> | AX12              | AX <sup>6</sup> |
| 77         | 1           | I14                 | I <sup>7</sup> | M14               | M <sup>7</sup> | AX14              | AX <sup>7</sup> |
| 78         | 1           | VCCO (Bank 1)       | -              | VCCO (Bank 1)     | -              | VCCO (Bank 1)     | -               |
| 79         | 1           | GND (Bank 1)        | -              | GND (Bank 1)      | -              | GND (Bank 1)      | -               |
| 80         | 1           | J0                  | J <sup>0</sup> | N0                | N <sup>0</sup> | BX0               | BX <sup>0</sup> |
| 81         | 1           | J2                  | J <sup>1</sup> | N2                | N <sup>1</sup> | BX2               | BX <sup>1</sup> |
| 82         | 1           | J4                  | J <sup>2</sup> | N4                | N <sup>2</sup> | BX4               | BX <sup>2</sup> |
| 83         | 1           | J6                  | J <sup>3</sup> | N6                | N <sup>3</sup> | BX6               | BX <sup>3</sup> |
| 84         | 1           | J8                  | J <sup>4</sup> | N8                | N <sup>4</sup> | BX8               | BX <sup>4</sup> |
| 85         | 1           | J10                 | J <sup>5</sup> | N10               | N <sup>5</sup> | BX10              | BX <sup>5</sup> |
| 86         | 1           | J12                 | J <sup>6</sup> | N12               | N <sup>6</sup> | BX12              | BX <sup>6</sup> |
| 87         | 1           | J14                 | J <sup>7</sup> | N14               | N <sup>7</sup> | BX14              | BX <sup>7</sup> |
| 88         | -           | VCC                 | -              | VCC               | -              | VCC               | -               |
| 89         | -           | NC                  | -              | NC                | -              | NC                | -               |
| 90         | -           | GND                 | -              | GND               | -              | GND               | -               |
| 91         | -           | TMS                 | -              | TMS               | -              | TMS               | -               |
| 92         | 1           | VCCO (Bank 1)       | -              | VCCO (Bank 1)     | -              | VCCO (Bank 1)     | -               |
| 93         | 1           | K14                 | K <sup>7</sup> | O14               | O <sup>7</sup> | CX14              | CX <sup>7</sup> |
| 94         | 1           | K12                 | K <sup>6</sup> | O12               | O <sup>6</sup> | CX12              | CX <sup>6</sup> |
| 95         | 1           | K10                 | K <sup>5</sup> | O10               | O <sup>5</sup> | CX10              | CX <sup>5</sup> |
| 96         | 1           | K8                  | K <sup>4</sup> | O8                | O <sup>4</sup> | CX8               | CX <sup>4</sup> |
| 97         | 1           | K6                  | K <sup>3</sup> | O6                | O <sup>3</sup> | CX6               | CX <sup>3</sup> |
| 98         | 1           | K4                  | K <sup>2</sup> | O4                | O <sup>2</sup> | CX4               | CX <sup>2</sup> |
| 99         | 1           | K2                  | K <sup>1</sup> | O2                | O <sup>1</sup> | CX2               | CX <sup>1</sup> |
| 100        | 1           | K0                  | K <sup>0</sup> | O0                | O <sup>0</sup> | CX0               | CX <sup>0</sup> |

**ispMACH 4256V/B/C, 4384V/B/C, 4512V/B/C Logic Signal Connections:  
256-Ball ftBGA/fpBGA**

| Ball Number | I/O Bank | ispMACH 4256V/B/C<br>128-I/O |                | ispMACH 4256V/B/C<br>160-I/O |                | ispMACH 4384V/B/C |                | ispMACH 4512V/B/C |                |
|-------------|----------|------------------------------|----------------|------------------------------|----------------|-------------------|----------------|-------------------|----------------|
|             |          | GLB/MC/Pad                   | ORP            | GLB/MC/Pad                   | ORP            | GLB/MC/Pad        | ORP            | GLB/MC/Pad        | ORP            |
| -           | -        | -                            | -              | -                            | -              | VCC               | -              | VCC               | -              |
| -           | -        | GND                          | -              | GND                          | -              | GND               | -              | GND               | -              |
| C3          | -        | TDI                          | -              | TDI                          | -              | TDI               | -              | TDI               | -              |
| -           | 0        | VCCO (Bank 0)                | -              | VCCO (Bank 0)                | -              | VCCO (Bank 0)     | -              | VCCO (Bank 0)     | -              |
| B1          | 0        | C14                          | C <sup>7</sup> | C14                          | C <sup>9</sup> | C14               | C <sup>7</sup> | C14               | C <sup>7</sup> |
| F5          | 0        | C12                          | C <sup>6</sup> | C12                          | C <sup>8</sup> | C12               | C <sup>6</sup> | C12               | C <sup>6</sup> |
| D3          | 0        | C10                          | C <sup>5</sup> | C10                          | C <sup>7</sup> | C10               | C <sup>5</sup> | C10               | C <sup>5</sup> |
| C1          | 0        | C8                           | C <sup>4</sup> | C9                           | C <sup>6</sup> | C8                | C <sup>4</sup> | C8                | C <sup>4</sup> |
| C2          | 0        | C6                           | C <sup>3</sup> | C8                           | C <sup>5</sup> | C6                | C <sup>3</sup> | C6                | C <sup>3</sup> |
| E3          | 0        | C4                           | C <sup>2</sup> | C6                           | C <sup>4</sup> | C4                | C <sup>2</sup> | C4                | C <sup>2</sup> |
| D2          | 0        | C2                           | C <sup>1</sup> | C4                           | C <sup>3</sup> | C2                | C <sup>1</sup> | C2                | C <sup>1</sup> |
| F6          | 0        | C0                           | C <sup>0</sup> | C2                           | C <sup>2</sup> | C0                | C <sup>0</sup> | C0                | C <sup>0</sup> |
| D1          | 0        | NC                           | -              | C1                           | C <sup>1</sup> | F6                | F <sup>3</sup> | H0                | H <sup>0</sup> |
| E2          | 0        | NC                           | -              | C0                           | C <sup>0</sup> | F4                | F <sup>2</sup> | H4                | H <sup>1</sup> |
| E4          | 0        | NC                           | -              | NC                           | -              | D6                | D <sup>3</sup> | F4                | F <sup>2</sup> |
| G5          | 0        | NC                           | -              | NC                           | -              | D4                | D <sup>2</sup> | F6                | F <sup>3</sup> |
| E1          | 0        | NC                           | -              | NC                           | -              | NC                | -              | F8                | F <sup>4</sup> |
| -           | 0        | -                            | -              | VCCO (Bank 0)                | -              | VCCO (Bank 0)     | -              | VCCO (Bank 0)     | -              |
| -           | 0        | GND (Bank 0)                 | -              | GND (Bank 0)                 | -              | GND (Bank 0)      | -              | GND (Bank 0)      | -              |
| F2          | 0        | NC                           | -              | NC                           | -              | NC                | -              | F10               | F <sup>5</sup> |
| F1          | 0        | NC                           | -              | NC                           | -              | D2                | D <sup>1</sup> | F12               | F <sup>6</sup> |
| G1          | 0        | NC                           | -              | NC                           | -              | D0                | D <sup>0</sup> | F14               | F <sup>7</sup> |
| G6          | 0        | NC                           | -              | D14                          | D <sup>9</sup> | F2                | F <sup>1</sup> | H8                | H <sup>2</sup> |
| G4          | 0        | NC                           | -              | D12                          | D <sup>8</sup> | F0                | F <sup>0</sup> | H12               | H <sup>3</sup> |
| H6          | 0        | D14                          | D <sup>7</sup> | D10                          | D <sup>7</sup> | E14               | E <sup>7</sup> | G14               | G <sup>7</sup> |
| G3          | 0        | D12                          | D <sup>6</sup> | D9                           | D <sup>6</sup> | E12               | E <sup>6</sup> | G12               | G <sup>6</sup> |
| H5          | 0        | D10                          | D <sup>5</sup> | D8                           | D <sup>5</sup> | E10               | E <sup>5</sup> | G10               | G <sup>5</sup> |
| G2          | 0        | D8                           | D <sup>4</sup> | D6                           | D <sup>4</sup> | E8                | E <sup>4</sup> | G8                | G <sup>4</sup> |
| H1          | 0        | D6                           | D <sup>3</sup> | D4                           | D <sup>3</sup> | E6                | E <sup>3</sup> | G6                | G <sup>3</sup> |
| H2          | 0        | D4                           | D <sup>2</sup> | D2                           | D <sup>2</sup> | E4                | E <sup>2</sup> | G4                | G <sup>2</sup> |
| H3          | 0        | D2                           | D <sup>1</sup> | D1                           | D <sup>1</sup> | E2                | E <sup>1</sup> | G2                | G <sup>1</sup> |
| H4          | 0        | D0                           | D <sup>0</sup> | D0                           | D <sup>0</sup> | E0                | E <sup>0</sup> | G0                | G <sup>0</sup> |
| -           | 0        | VCCO (Bank 0)                | -              | VCCO (Bank 0)                | -              | VCCO (Bank 0)     | -              | VCCO (Bank 0)     | -              |
| -           | 0        | -                            | -              | GND (Bank 0)                 | -              | GND (Bank 0)      | -              | GND (Bank 0)      | -              |
| J4          | 0        | E0                           | E <sup>0</sup> | E0                           | E <sup>0</sup> | H0                | H <sup>0</sup> | J0                | J <sup>0</sup> |
| J3          | 0        | E2                           | E <sup>1</sup> | E1                           | E <sup>1</sup> | H2                | H <sup>1</sup> | J2                | J <sup>1</sup> |
| J2          | 0        | E4                           | E <sup>2</sup> | E2                           | E <sup>2</sup> | H4                | H <sup>2</sup> | J4                | J <sup>2</sup> |
| J1          | 0        | E6                           | E <sup>3</sup> | E4                           | E <sup>3</sup> | H6                | H <sup>3</sup> | J6                | J <sup>3</sup> |
| K1          | 0        | E8                           | E <sup>4</sup> | E6                           | E <sup>4</sup> | H8                | H <sup>4</sup> | J8                | J <sup>4</sup> |
| J5          | 0        | E10                          | E <sup>5</sup> | E8                           | E <sup>5</sup> | H10               | H <sup>5</sup> | J10               | J <sup>5</sup> |
| K2          | 0        | E12                          | E <sup>6</sup> | E9                           | E <sup>6</sup> | H12               | H <sup>6</sup> | J12               | J <sup>6</sup> |

**ispMACH 4256V/B/C, 4384V/B/C, 4512V/B/C Logic Signal Connections:  
256-Ball ftBGA/fpBGA (Cont.)**

| Ball Number | I/O Bank | ispMACH 4256V/B/C<br>128-I/O |                | ispMACH 4256V/B/C<br>160-I/O |                | ispMACH 4384V/B/C |                | ispMACH 4512V/B/C |                |
|-------------|----------|------------------------------|----------------|------------------------------|----------------|-------------------|----------------|-------------------|----------------|
|             |          | GLB/MC/Pad                   | ORP            | GLB/MC/Pad                   | ORP            | GLB/MC/Pad        | ORP            | GLB/MC/Pad        | ORP            |
| E7          | 0        | NC                           | -              | B1                           | B <sup>1</sup> | F8                | F <sup>4</sup> | D12               | D <sup>3</sup> |
| A3          | 0        | B0                           | B <sup>0</sup> | B2                           | B <sup>2</sup> | B0                | B <sup>0</sup> | B0                | B <sup>0</sup> |
| F7          | 0        | B2                           | B <sup>1</sup> | B4                           | B <sup>3</sup> | B2                | B <sup>1</sup> | B2                | B <sup>1</sup> |
| B4          | 0        | B4                           | B <sup>2</sup> | B6                           | B <sup>4</sup> | B4                | B <sup>2</sup> | B4                | B <sup>2</sup> |
| C5          | 0        | B6                           | B <sup>3</sup> | B8                           | B <sup>5</sup> | B6                | B <sup>3</sup> | B6                | B <sup>3</sup> |
| A2          | 0        | B8                           | B <sup>4</sup> | B9                           | B <sup>6</sup> | B8                | B <sup>4</sup> | B8                | B <sup>4</sup> |
| E6          | 0        | B10                          | B <sup>5</sup> | B10                          | B <sup>7</sup> | B10               | B <sup>5</sup> | B10               | B <sup>5</sup> |
| B3          | 0        | B12                          | B <sup>6</sup> | B12                          | B <sup>8</sup> | B12               | B <sup>6</sup> | B12               | B <sup>6</sup> |
| C4          | 0        | B14                          | B <sup>7</sup> | B14                          | B <sup>9</sup> | B14               | B <sup>7</sup> | B14               | B <sup>7</sup> |
| D4          | 0        | NC                           | -              | NC                           | -              | D10               | D <sup>5</sup> | F0                | F <sup>0</sup> |
| E5          | 0        | NC                           | -              | NC                           | -              | D8                | D <sup>4</sup> | F2                | F <sup>1</sup> |
| -           | -        | VCC                          | -              | VCC                          | -              | VCC               | -              | VCC               | -              |
| -           | -        | -                            | -              | -                            | -              | GND               | -              | GND               | -              |
| -           | 0        | -                            | -              | -                            | -              | GND (Bank 0)      | -              | GND (Bank 0)      | -              |

Note: VCC, VCCO and GND are tied together to their respective common signal on the package substrate. See Power Supply and NC Connections table for VCC/ VCCO/GND pin definitions.

## Ordering Information

Note: ispMACH 4000 devices are all dual marked except the slowest commercial speed grade ispMACH 4000Z devices. For example, the commercial speed grade LC4128C-5T100C is also marked with the industrial grade -75I. The commercial grade is always one speed grade faster than the associated dual mark industrial grade. The slowest commercial speed grade ispMACH 4000Z devices are marked as commercial grade only.

## Conventional Packaging

### ispMACH 4000ZC (Zero Power, 1.8V) Commercial Devices

| Device   | Part Number      | Macrocells | Voltage | t <sub>PD</sub> | Package | Pin/Ball Count | I/O | Grade |
|----------|------------------|------------|---------|-----------------|---------|----------------|-----|-------|
| LC4032ZC | LC4032ZC-35M56C  | 32         | 1.8     | 3.5             | csBGA   | 56             | 32  | C     |
|          | LC4032ZC-5M56C   | 32         | 1.8     | 5               | csBGA   | 56             | 32  | C     |
|          | LC4032ZC-75M56C  | 32         | 1.8     | 7.5             | csBGA   | 56             | 32  | C     |
|          | LC4032ZC-35T48C  | 32         | 1.8     | 3.5             | TQFP    | 48             | 32  | C     |
|          | LC4032ZC-5T48C   | 32         | 1.8     | 5               | TQFP    | 48             | 32  | C     |
|          | LC4032ZC-75T48C  | 32         | 1.8     | 7.5             | TQFP    | 48             | 32  | C     |
| LC4064ZC | LC4064ZC-37M132C | 64         | 1.8     | 3.7             | csBGA   | 132            | 64  | C     |
|          | LC4064ZC-5M132C  | 64         | 1.8     | 5               | csBGA   | 132            | 64  | C     |
|          | LC4064ZC-75M132C | 64         | 1.8     | 7.5             | csBGA   | 132            | 64  | C     |
|          | LC4064ZC-37T100C | 64         | 1.8     | 3.7             | TQFP    | 100            | 64  | C     |
|          | LC4064ZC-5T100C  | 64         | 1.8     | 5               | TQFP    | 100            | 64  | C     |
|          | LC4064ZC-75T100C | 64         | 1.8     | 7.5             | TQFP    | 100            | 64  | C     |
|          | LC4064ZC-37M56C  | 64         | 1.8     | 3.7             | csBGA   | 56             | 32  | C     |
|          | LC4064ZC-5M56C   | 64         | 1.8     | 5               | csBGA   | 56             | 32  | C     |
|          | LC4064ZC-75M56C  | 64         | 1.8     | 7.5             | csBGA   | 56             | 32  | C     |
|          | LC4064ZC-37T48C  | 64         | 1.8     | 3.7             | TQFP    | 48             | 32  | C     |
|          | LC4064ZC-5T48C   | 64         | 1.8     | 5               | TQFP    | 48             | 32  | C     |
|          | LC4064ZC-75T48C  | 64         | 1.8     | 7.5             | TQFP    | 48             | 32  | C     |
| LC4128ZC | LC4128ZC-42M132C | 128        | 1.8     | 4.2             | csBGA   | 132            | 96  | C     |
|          | LC4128ZC-75M132C | 128        | 1.8     | 7.5             | csBGA   | 132            | 96  | C     |
|          | LC4128ZC-42T100C | 128        | 1.8     | 4.2             | TQFP    | 100            | 64  | C     |
|          | LC4128ZC-75T100C | 128        | 1.8     | 7.5             | TQFP    | 100            | 64  | C     |
| LC4256ZC | LC4256ZC-45T176C | 256        | 1.8     | 4.5             | TQFP    | 176            | 128 | C     |
|          | LC4256ZC-75T176C | 256        | 1.8     | 7.5             | TQFP    | 176            | 128 | C     |
|          | LC4256ZC-45M132C | 256        | 1.8     | 4.5             | csBGA   | 132            | 96  | C     |
|          | LC4256ZC-75M132C | 256        | 1.8     | 7.5             | csBGA   | 132            | 96  | C     |
|          | LC4256ZC-45T100C | 256        | 1.8     | 4.5             | TQFP    | 100            | 64  | C     |
|          | LC4256ZC-75T100C | 256        | 1.8     | 7.5             | TQFP    | 100            | 64  | C     |

### ispMACH 4000ZC (1.8V, Zero Power) Industrial Devices

| Device   | Part Number     | Macrocells | Voltage | t <sub>PD</sub> | Package | Pin/Ball Count | I/O | Grade |
|----------|-----------------|------------|---------|-----------------|---------|----------------|-----|-------|
| LC4032ZC | LC4032ZC-5M56I  | 32         | 1.8     | 5               | csBGA   | 56             | 32  | I     |
|          | LC4032ZC-75M56I | 32         | 1.8     | 7.5             | csBGA   | 56             | 32  | I     |
|          | LC4032ZC-5T48I  | 32         | 1.8     | 5               | TQFP    | 48             | 32  | I     |
|          | LC4032ZC-75T48I | 32         | 1.8     | 7.5             | TQFP    | 48             | 32  | I     |

## ispMACH 4000V (3.3V) Commercial Devices (Cont.)

| Device  | Part Number                  | Macrocells | Voltage | t <sub>PD</sub> | Package | Pin/Ball Count | I/O | Grade |
|---------|------------------------------|------------|---------|-----------------|---------|----------------|-----|-------|
| LC4512V | LC4512V-35FT256C             | 512        | 3.3     | 3.5             | ftBGA   | 256            | 208 | C     |
|         | LC4512V-5FT256C              | 512        | 3.3     | 5               | ftBGA   | 256            | 208 | C     |
|         | LC4512V-75FT256C             | 512        | 3.3     | 7.5             | ftBGA   | 256            | 208 | C     |
|         | LC4512V-35F256C <sup>1</sup> | 512        | 3.3     | 3.5             | fpBGA   | 256            | 208 | C     |
|         | LC4512V-5F256C <sup>1</sup>  | 512        | 3.3     | 5               | fpBGA   | 256            | 208 | C     |
|         | LC4512V-75F256C <sup>1</sup> | 512        | 3.3     | 7.5             | fpBGA   | 256            | 208 | C     |
|         | LC4512V-35T176C              | 512        | 3.3     | 3.5             | TQFP    | 176            | 128 | C     |
|         | LC4512V-5T176C               | 512        | 3.3     | 5               | TQFP    | 176            | 128 | C     |
|         | LC4512V-75T176C              | 512        | 3.3     | 7.5             | TQFP    | 176            | 128 | C     |

1. Use ftBGA package. fpBGA package devices have been discontinued via PCN#14A-07.

## ispMACH 4000V (3.3V) Industrial Devices

| Family  | Part Number     | Macrocells | Voltage | t <sub>PD</sub> | Package | Pin/Ball Count | I/O | Grade |
|---------|-----------------|------------|---------|-----------------|---------|----------------|-----|-------|
| LC4032V | LC4032V-5T48I   | 32         | 3.3     | 5               | TQFP    | 48             | 32  | I     |
|         | LC4032V-75T48I  | 32         | 3.3     | 7.5             | TQFP    | 48             | 32  | I     |
|         | LC4032V-10T48I  | 32         | 3.3     | 10              | TQFP    | 48             | 32  | I     |
|         | LC4032V-5T44I   | 32         | 3.3     | 5               | TQFP    | 44             | 30  | I     |
|         | LC4032V-75T44I  | 32         | 3.3     | 7.5             | TQFP    | 44             | 30  | I     |
|         | LC4032V-10T44I  | 32         | 3.3     | 10              | TQFP    | 44             | 30  | I     |
| LC4064V | LC4064V-5T100I  | 64         | 3.3     | 5               | TQFP    | 100            | 64  | I     |
|         | LC4064V-75T100I | 64         | 3.3     | 7.5             | TQFP    | 100            | 64  | I     |
|         | LC4064V-10T100I | 64         | 3.3     | 10              | TQFP    | 100            | 64  | I     |
|         | LC4064V-5T48I   | 64         | 3.3     | 5               | TQFP    | 48             | 32  | I     |
|         | LC4064V-75T48I  | 64         | 3.3     | 7.5             | TQFP    | 48             | 32  | I     |
|         | LC4064V-10T48I  | 64         | 3.3     | 10              | TQFP    | 48             | 32  | I     |
|         | LC4064V-5T44I   | 64         | 3.3     | 5               | TQFP    | 44             | 30  | I     |
|         | LC4064V-75T44I  | 64         | 3.3     | 7.5             | TQFP    | 44             | 30  | I     |
|         | LC4064V-10T44I  | 64         | 3.3     | 10              | TQFP    | 44             | 30  | I     |
| LC4128V | LC4128V-5T144I  | 128        | 3.3     | 5               | TQFP    | 144            | 96  | I     |
|         | LC4128V-75T144I | 128        | 3.3     | 7.5             | TQFP    | 144            | 96  | I     |
|         | LC4128V-10T144I | 128        | 3.3     | 10              | TQFP    | 144            | 96  | I     |
|         | LC4128V-5T128I  | 128        | 3.3     | 5               | TQFP    | 128            | 92  | I     |
|         | LC4128V-75T128I | 128        | 3.3     | 7.5             | TQFP    | 128            | 92  | I     |
|         | LC4128V-10T128I | 128        | 3.3     | 10              | TQFP    | 128            | 92  | I     |
|         | LC4128V-5T100I  | 128        | 3.3     | 5               | TQFP    | 100            | 64  | I     |
|         | LC4128V-75T100I | 128        | 3.3     | 7.5             | TQFP    | 100            | 64  | I     |
|         | LC4128V-10T100I | 128        | 3.3     | 10              | TQFP    | 100            | 64  | I     |

## ispMACH 4000V (3.3V) Lead-Free Industrial Devices

| Device  | Part Number      | Macrocells | Voltage | t <sub>PD</sub> | Package        | Pin/Ball Count | I/O | Grade |
|---------|------------------|------------|---------|-----------------|----------------|----------------|-----|-------|
| LC4032V | LC4032V-5TN48I   | 32         | 3.3     | 5               | Lead-free TQFP | 48             | 32  | I     |
|         | LC4032V-75TN48I  | 32         | 3.3     | 7.5             | Lead-free TQFP | 48             | 32  | I     |
|         | LC4032V-10TN48I  | 32         | 3.3     | 10              | Lead-free TQFP | 48             | 32  | I     |
|         | LC4032V-5TN44I   | 32         | 3.3     | 5               | Lead-free TQFP | 44             | 30  | I     |
|         | LC4032V-75TN44I  | 32         | 3.3     | 7.5             | Lead-free TQFP | 44             | 30  | I     |
|         | LC4032V-10TN44I  | 32         | 3.3     | 10              | Lead-free TQFP | 44             | 30  | I     |
| LC4064V | LC4064V-5TN100I  | 64         | 3.3     | 5               | Lead-free TQFP | 100            | 64  | I     |
|         | LC4064V-75TN100I | 64         | 3.3     | 7.5             | Lead-free TQFP | 100            | 64  | I     |
|         | LC4064V-10TN100I | 64         | 3.3     | 10              | Lead-free TQFP | 100            | 64  | I     |
|         | LC4064V-5TN48I   | 64         | 3.3     | 5               | Lead-free TQFP | 48             | 32  | I     |
|         | LC4064V-75TN48I  | 64         | 3.3     | 7.5             | Lead-free TQFP | 48             | 32  | I     |
|         | LC4064V-10TN48I  | 64         | 3.3     | 10              | Lead-free TQFP | 48             | 32  | I     |
|         | LC4064V-5TN44I   | 64         | 3.3     | 5               | Lead-free TQFP | 44             | 30  | I     |
|         | LC4064V-75TN44I  | 64         | 3.3     | 7.5             | Lead-free TQFP | 44             | 30  | I     |
|         | LC4064V-10TN44I  | 64         | 3.3     | 10              | Lead-free TQFP | 44             | 30  | I     |
| LC4128V | LC4128V-5TN144I  | 128        | 3.3     | 5               | Lead-free TQFP | 144            | 96  | I     |
|         | LC4128V-75TN144I | 128        | 3.3     | 7.5             | Lead-free TQFP | 144            | 96  | I     |
|         | LC4128V-10TN144I | 128        | 3.3     | 10              | Lead-free TQFP | 144            | 96  | I     |
|         | LC4128V-5TN128I  | 128        | 3.3     | 5               | Lead-free TQFP | 128            | 92  | I     |
|         | LC4128V-75TN128I | 128        | 3.3     | 7.5             | Lead-free TQFP | 128            | 92  | I     |
|         | LC4128V-10TN128I | 128        | 3.3     | 10              | Lead-free TQFP | 128            | 92  | I     |
|         | LC4128V-5TN100I  | 128        | 3.3     | 5               | Lead-free TQFP | 100            | 64  | I     |
|         | LC4128V-75TN100I | 128        | 3.3     | 7.5             | Lead-free TQFP | 100            | 64  | I     |
|         | LC4128V-10TN100I | 128        | 3.3     | 10              | Lead-free TQFP | 100            | 64  | I     |

## ispMACH 4000V (3.3V) Lead-Free Industrial Devices (Cont.)

| Device  | Part Number                    | Macrocells | Voltage | t <sub>PD</sub> | Package         | Pin/Ball Count | I/O | Grade |
|---------|--------------------------------|------------|---------|-----------------|-----------------|----------------|-----|-------|
| LC4256V | LC4256V-5FTN256AI              | 256        | 3.3     | 5               | Lead-free ftBGA | 256            | 128 | I     |
|         | LC4256V-75FTN256AI             | 256        | 3.3     | 7.5             | Lead-free ftBGA | 256            | 128 | I     |
|         | LC4256V-10FTN256AI             | 256        | 3.3     | 10              | Lead-free ftBGA | 256            | 128 | I     |
|         | LC4256V-5FTN256BI              | 256        | 3.3     | 5               | Lead-free ftBGA | 256            | 160 | I     |
|         | LC4256V-75FTN256BI             | 256        | 3.3     | 7.5             | Lead-free ftBGA | 256            | 160 | I     |
|         | LC4256V-10FTN256BI             | 256        | 3.3     | 10              | Lead-free ftBGA | 256            | 160 | I     |
|         | LC4256V-5FN256AI <sup>1</sup>  | 256        | 3.3     | 5               | Lead-free fpBGA | 256            | 128 | I     |
|         | LC4256V-75FN256AI <sup>1</sup> | 256        | 3.3     | 7.5             | Lead-free fpBGA | 256            | 128 | I     |
|         | LC4256V-10FN256AI <sup>1</sup> | 256        | 3.3     | 10              | Lead-free fpBGA | 256            | 128 | I     |
|         | LC4256V-5FN256BI <sup>1</sup>  | 256        | 3.3     | 5               | Lead-free fpBGA | 256            | 160 | I     |
|         | LC4256V-75FN256BI <sup>1</sup> | 256        | 3.3     | 7.5             | Lead-free fpBGA | 256            | 160 | I     |
|         | LC4256V-10FN256BI <sup>1</sup> | 256        | 3.3     | 10              | Lead-free fpBGA | 256            | 160 | I     |
|         | LC4256V-5TN176I                | 256        | 3.3     | 5               | Lead-free TQFP  | 176            | 128 | I     |
|         | LC4256V-75TN176I               | 256        | 3.3     | 7.5             | Lead-free TQFP  | 176            | 128 | I     |
|         | LC4256V-10TN176I               | 256        | 3.3     | 10              | Lead-free TQFP  | 176            | 128 | I     |
|         | LC4256V-5TN144I                | 256        | 3.3     | 5               | Lead-free TQFP  | 144            | 96  | I     |
|         | LC4256V-75TN144I               | 256        | 3.3     | 7.5             | Lead-free TQFP  | 144            | 96  | I     |
|         | LC4256V-10TN144I               | 256        | 3.3     | 10              | Lead-free TQFP  | 144            | 96  | I     |
|         | LC4256V-5TN100I                | 256        | 3.3     | 5               | Lead-free TQFP  | 100            | 64  | I     |
|         | LC4256V-75TN100I               | 256        | 3.3     | 7.5             | Lead-free TQFP  | 100            | 64  | I     |
|         | LC4256V-10TN100I               | 256        | 3.3     | 10              | Lead-free TQFP  | 100            | 64  | I     |
| LC4384V | LC4384V-5FTN256I               | 384        | 3.3     | 5               | Lead-free ftBGA | 256            | 192 | I     |
|         | LC4384V-75FTN256I              | 384        | 3.3     | 7.5             | Lead-free ftBGA | 256            | 192 | I     |
|         | LC4384V-10FTN256I              | 384        | 3.3     | 10              | Lead-free ftBGA | 256            | 192 | I     |
|         | LC4384V-5FN256I <sup>1</sup>   | 384        | 3.3     | 5               | Lead-free fpBGA | 256            | 192 | I     |
|         | LC4384V-75FN256I <sup>1</sup>  | 384        | 3.3     | 7.5             | Lead-free fpBGA | 256            | 192 | I     |
|         | LC4384V-10FN256I <sup>1</sup>  | 384        | 3.3     | 10              | Lead-free fpBGA | 256            | 192 | I     |
|         | LC4384V-5TN176I                | 384        | 3.3     | 5               | Lead-free TQFP  | 176            | 128 | I     |
|         | LC4384V-75TN176I               | 384        | 3.3     | 7.5             | Lead-free TQFP  | 176            | 128 | I     |
|         | LC4384V-10TN176I               | 384        | 3.3     | 10              | Lead-free TQFP  | 176            | 128 | I     |
| LC4512V | LC4512V-5FTN256I               | 512        | 3.3     | 5               | Lead-free ftBGA | 256            | 208 | I     |
|         | LC4512V-75FTN256I              | 512        | 3.3     | 7.5             | Lead-free ftBGA | 256            | 208 | I     |
|         | LC4512V-10FTN256I              | 512        | 3.3     | 10              | Lead-free ftBGA | 256            | 208 | I     |
|         | LC4512V-5FN256I <sup>1</sup>   | 512        | 3.3     | 5               | Lead-free fpBGA | 256            | 208 | I     |
|         | LC4512V-75FN256I <sup>1</sup>  | 512        | 3.3     | 7.5             | Lead-free fpBGA | 256            | 208 | I     |
|         | LC4512V-10FN256I <sup>1</sup>  | 512        | 3.3     | 10              | Lead-free fpBGA | 256            | 208 | I     |
|         | LC4512V-5TN176I                | 512        | 3.3     | 5               | Lead-free TQFP  | 176            | 128 | I     |
|         | LC4512V-75TN176I               | 512        | 3.3     | 7.5             | Lead-free TQFP  | 176            | 128 | I     |
|         | LC4512V-10TN176I               | 512        | 3.3     | 10              | Lead-free TQFP  | 176            | 128 | I     |

1. Use ftBGA package. fpBGA package devices have been discontinued via PCN#14A-07.