



Welcome to [E-XFL.COM](#)

### Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

### Applications of Embedded - CPLDs

#### Details

|                                 |                                                                                                                                                                     |
|---------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                  | Obsolete                                                                                                                                                            |
| Programmable Type               | In System Programmable                                                                                                                                              |
| Delay Time tpd(1) Max           | 5 ns                                                                                                                                                                |
| Voltage Supply - Internal       | 3V ~ 3.6V                                                                                                                                                           |
| Number of Logic Elements/Blocks | 32                                                                                                                                                                  |
| Number of Macrocells            | 512                                                                                                                                                                 |
| Number of Gates                 | -                                                                                                                                                                   |
| Number of I/O                   | 208                                                                                                                                                                 |
| Operating Temperature           | -40°C ~ 105°C (TJ)                                                                                                                                                  |
| Mounting Type                   | Surface Mount                                                                                                                                                       |
| Package / Case                  | 256-LBGA                                                                                                                                                            |
| Supplier Device Package         | 256-FTBGA (17x17)                                                                                                                                                   |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4512v-5ft256i">https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4512v-5ft256i</a> |

- Block CLK2
- Block CLK3
- PT Clock
- PT Clock Inverted
- Shared PT Clock
- Ground

### Clock Enable Multiplexer

Each macrocell has a 4:1 clock enable multiplexer. This allows the clock enable signal to be selected from the following four sources:

- PT Initialization/CE
- PT Initialization/CE Inverted
- Shared PT Clock
- Logic High

### Initialization Control


The ispMACH 4000 family architecture accommodates both block-level and macrocell-level set and reset capability. There is one block-level initialization term that is distributed to all macrocell registers in a GLB. At the macrocell level, two product terms can be “stolen” from the cluster associated with a macrocell to be used for set/reset functionality. A reset/preset swapping feature in each macrocell allows for reset and preset to be exchanged, providing flexibility.

Note that the reset/preset swapping selection feature affects power-up reset as well. All flip-flops power up to a known state for predictable system initialization. If a macrocell is configured to SET on a signal from the block-level initialization, then that macrocell will be SET during device power-up. If a macrocell is configured to RESET on a signal from the block-level initialization or is not configured for set/reset, then that macrocell will RESET on power-up. To guarantee initialization values, the  $V_{CC}$  rise must be monotonic, and the clock must be inactive until the reset delay time has elapsed.

### GLB Clock Generator

Each ispMACH 4000 device has up to four clock pins that are also routed to the GRP to be used as inputs. These pins drive a clock generator in each GLB, as shown in Figure 6. The clock generator provides four clock signals that can be used anywhere in the GLB. These four GLB clock signals can consist of a number of combinations of the true and complement edges of the global clock signals.

**Figure 6. GLB Clock Generator**



## Supply Current, ispMACH 4000Z (Cont.)

### Over Recommended Operating Conditions

| Symbol                    | Parameter                      | Condition                                      | Min. | Typ. | Max. | Units |
|---------------------------|--------------------------------|------------------------------------------------|------|------|------|-------|
| <b>ispMACH 4256ZC</b>     |                                |                                                |      |      |      |       |
| ICC <sup>1, 2, 3, 5</sup> | Operating Power Supply Current | V <sub>CC</sub> = 1.8V, T <sub>A</sub> = 25°C  | —    | 341  | —    | μA    |
|                           |                                | V <sub>CC</sub> = 1.9V, T <sub>A</sub> = 70°C  | —    | 361  | —    | μA    |
|                           |                                | V <sub>CC</sub> = 1.9V, T <sub>A</sub> = 85°C  | —    | 372  | —    | μA    |
|                           |                                | V <sub>CC</sub> = 1.9V, T <sub>A</sub> = 125°C | —    | 468  | —    | μA    |
| ICC <sup>4, 5</sup>       | Standby Power Supply Current   | V <sub>CC</sub> = 1.8V, T <sub>A</sub> = 25°C  | —    | 13   | —    | μA    |
|                           |                                | V <sub>CC</sub> = 1.9V, T <sub>A</sub> = 70°C  | —    | 32   | 55   | μA    |
|                           |                                | V <sub>CC</sub> = 1.9V, T <sub>A</sub> = 85°C  | —    | 43   | 90   | μA    |
|                           |                                | V <sub>CC</sub> = 1.9V, T <sub>A</sub> = 125°C | —    | 135  | —    | μA    |




1. T<sub>A</sub> = 25°C, frequency = 1.0 MHz.

2. Device configured with 16-bit counters.

3. I<sub>CC</sub> varies with specific device configuration and operating frequency.

4. V<sub>CCO</sub> = 3.6V, V<sub>IN</sub> = 0V or V<sub>CCO</sub>, bus maintenance turned off. V<sub>IN</sub> above V<sub>CCO</sub> will add transient current above the specified standby I<sub>CC</sub>.

5. Includes V<sub>CCO</sub> current without output loading.



**ispMACH 4000V/B/C External Switching Characteristics (Cont.)****Over Recommended Operating Conditions**

| Parameter        | Description <sup>1, 2, 3</sup>                                             | -5   |      | -75  |      | -10  |      | Units |
|------------------|----------------------------------------------------------------------------|------|------|------|------|------|------|-------|
|                  |                                                                            | Min. | Max. | Min. | Max. | Min. | Max. |       |
| $t_{PD}$         | 5-PT bypass combinatorial propagation delay                                | —    | 5.0  | —    | 7.5  | —    | 10.0 | ns    |
| $t_{PD\_MC}$     | 20-PT combinatorial propagation delay through macrocell                    | —    | 5.5  | —    | 8.0  | —    | 10.5 | ns    |
| $t_S$            | GLB register setup time before clock                                       | 3.0  | —    | 4.5  | —    | 5.5  | —    | ns    |
| $t_{ST}$         | GLB register setup time before clock with T-type register                  | 3.2  | —    | 4.7  | —    | 5.5  | —    | ns    |
| $t_{SIR}$        | GLB register setup time before clock, input register path                  | 1.2  | —    | 1.7  | —    | 1.7  | —    | ns    |
| $t_{SIRZ}$       | GLB register setup time before clock with zero hold                        | 2.2  | —    | 2.7  | —    | 2.7  | —    | ns    |
| $t_H$            | GLB register hold time after clock                                         | 0.0  | —    | 0.0  | —    | 0.0  | —    | ns    |
| $t_{HT}$         | GLB register hold time after clock with T-type register                    | 0.0  | —    | 0.0  | —    | 0.0  | —    | ns    |
| $t_{HIR}$        | GLB register hold time after clock, input register path                    | 1.0  | —    | 1.0  | —    | 1.0  | —    | ns    |
| $t_{HIRZ}$       | GLB register hold time after clock, input register path with zero hold     | 0.0  | —    | 0.0  | —    | 0.0  | —    | ns    |
| $t_{CO}$         | GLB register clock-to-output delay                                         | —    | 3.4  | —    | 4.5  | —    | 6.0  | ns    |
| $t_R$            | External reset pin to output delay                                         | —    | 6.3  | —    | 9.0  | —    | 10.5 | ns    |
| $t_{RW}$         | External reset pulse duration                                              | 2.0  | —    | 4.0  | —    | 4.0  | —    | ns    |
| $t_{PTOE/DIS}$   | Input to output local product term output enable/disable                   | —    | 7.0  | —    | 9.0  | —    | 10.5 | ns    |
| $t_{GPTOE/DIS}$  | Input to output global product term output enable/disable                  | —    | 9.0  | —    | 10.3 | —    | 12.0 | ns    |
| $t_{GOE/DIS}$    | Global OE input to output enable/disable                                   | —    | 5.0  | —    | 7.0  | —    | 8.0  | ns    |
| $t_{CW}$         | Global clock width, high or low                                            | 2.2  | —    | 2.8  | —    | 4.0  | —    | ns    |
| $t_{GW}$         | Global gate width low (for low transparent) or high (for high transparent) | 2.2  | —    | 2.8  | —    | 4.0  | —    | ns    |
| $t_{WIR}$        | Input register clock width, high or low                                    | 2.2  | —    | 2.8  | —    | 4.0  | —    | ns    |
| $f_{MAX}^4$      | Clock frequency with internal feedback                                     | —    | 227  | —    | 168  | —    | 125  | MHz   |
| $f_{MAX}$ (Ext.) | Clock frequency with external feedback, $[1/(t_S + t_{CO})]$               | —    | 156  | —    | 111  | —    | 86   | MHz   |

1. Timing numbers are based on default LVCMOS 1.8 I/O buffers. Use timing adjusters provided to calculate other standards.

Timing v.3.2

2. Measured using standard switching circuit, assuming GRP loading of 1 and 1 output switching.

3. Pulse widths and clock widths less than minimum will cause unknown behavior.

4. Standard 16-bit counter using GRP feedback.

---

**ispMACH 4000V/B/C Internal Timing Parameters (Cont.)****Over Recommended Operating Conditions**

| Parameter          | Description           | -5   |      | -75  |      | -10  |      | Units |
|--------------------|-----------------------|------|------|------|------|------|------|-------|
|                    |                       | Min. | Max. | Min. | Max. | Min. | Max. |       |
| t <sub>GPTOE</sub> | Global PT OE Delay    | —    | 5.58 | —    | 5.58 | —    | 5.78 | ns    |
| t <sub>PTOE</sub>  | Macrocell PT OE Delay | —    | 3.58 | —    | 4.28 | —    | 4.28 | ns    |

Timing v.3.2

Note: Internal Timing Parameters are not tested and are for reference only. Refer to the Timing Model in this data sheet for further details.

**ispMACH 4000V/B/C Timing Adders<sup>1</sup>**

| Adder Type                        | Base Parameter                                            | Description                                | -25  |      | -27  |      | -3   |      | -35  |      | Units |
|-----------------------------------|-----------------------------------------------------------|--------------------------------------------|------|------|------|------|------|------|------|------|-------|
|                                   |                                                           |                                            | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |       |
| Optional Delay Adders             |                                                           |                                            |      |      |      |      |      |      |      |      |       |
| t <sub>INDIO</sub>                | t <sub>INREG</sub>                                        | Input register delay                       | —    | 0.95 | —    | 1.00 | —    | 1.00 | —    | 1.00 | ns    |
| t <sub>EXP</sub>                  | t <sub>MCELL</sub>                                        | Product term expander delay                | —    | 0.33 | —    | 0.33 | —    | 0.33 | —    | 0.33 | ns    |
| t <sub>ORP</sub>                  | —                                                         | Output routing pool delay                  | —    | 0.05 | —    | 0.05 | —    | 0.05 | —    | 0.05 | ns    |
| t <sub>BLA</sub>                  | t <sub>ROUTE</sub>                                        | Additional block loading adder             | —    | 0.03 | —    | 0.05 | —    | 0.05 | —    | 0.05 | ns    |
| t <sub>IOI</sub> Input Adjusters  |                                                           |                                            |      |      |      |      |      |      |      |      |       |
| LVTTL_in                          | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVTTL standard                       | —    | 0.60 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVC MOS33_in                      | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVC MOS 3.3 standard                 | —    | 0.60 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVC MOS25_in                      | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVC MOS 2.5 standard                 | —    | 0.60 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVC MOS18_in                      | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVC MOS 1.8 standard                 | —    | 0.00 | —    | 0.00 | —    | 0.00 | —    | 0.00 | ns    |
| PCI_in                            | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using PCI compatible input                 | —    | 0.60 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| t <sub>IOO</sub> Output Adjusters |                                                           |                                            |      |      |      |      |      |      |      |      |       |
| LVTTL_out                         | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as TTL buffer            | —    | 0.20 | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| LVC MOS33_out                     | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as 3.3V buffer           | —    | 0.20 | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| LVC MOS25_out                     | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as 2.5V buffer           | —    | 0.10 | —    | 0.10 | —    | 0.10 | —    | 0.10 | ns    |
| LVC MOS18_out                     | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as 1.8V buffer           | —    | 0.00 | —    | 0.00 | —    | 0.00 | —    | 0.00 | ns    |
| PCI_out                           | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as PCI compatible buffer | —    | 0.20 | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| Slow Slew                         | t <sub>BUF</sub> , t <sub>EN</sub>                        | Output configured for slow slew rate       | —    | 1.00 | —    | 1.00 | —    | 1.00 | —    | 1.00 | ns    |

Note: Open drain timing is the same as corresponding LVC MOS timing.

Timing v.3.2

1. Refer to TN1004, [ispMACH 4000 Timing Model Design and Usage Guidelines](#) for information regarding use of these adders.

**ispMACH 4000Z Timing Adders<sup>1</sup>**

| Adder Type                        | Base Parameter                                            | Description                                | -35  |      | -37  |      | -42  |      | Units |
|-----------------------------------|-----------------------------------------------------------|--------------------------------------------|------|------|------|------|------|------|-------|
|                                   |                                                           |                                            | Min. | Max. | Min. | Max. | Min. | Max. |       |
| Optional Delay Adders             |                                                           |                                            |      |      |      |      |      |      |       |
| t <sub>INDIO</sub>                | t <sub>INREG</sub>                                        | Input register delay                       | —    | 1.00 | —    | 1.00 | —    | 1.30 | ns    |
| t <sub>EXP</sub>                  | t <sub>MCELL</sub>                                        | Product term expander delay                | —    | 0.40 | —    | 0.40 | —    | 0.45 | ns    |
| t <sub>ORP</sub>                  | —                                                         | Output routing pool delay                  | —    | 0.40 | —    | 0.40 | —    | 0.40 | ns    |
| t <sub>BLA</sub>                  | t <sub>ROUTE</sub>                                        | Additional block load-ing adder            | —    | 0.04 | —    | 0.05 | —    | 0.05 | ns    |
| t <sub>IOI</sub> Input Adjusters  |                                                           |                                            |      |      |      |      |      |      |       |
| LVTTTL_in                         | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVTTTL standard                      | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVC MOS33_in                      | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVC MOS 3.3 standard                 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVC MOS25_in                      | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVC MOS 2.5 standard                 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVC MOS18_in                      | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVC MOS 1.8 standard                 | —    | 0.00 | —    | 0.00 | —    | 0.00 | ns    |
| PCI_in                            | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using PCI compatible input                 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| t <sub>IOO</sub> Output Adjusters |                                                           |                                            |      |      |      |      |      |      |       |
| LVTTTL_out                        | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as TTL buffer            | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| LVC MOS33_out                     | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as 3.3V buffer           | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| LVC MOS25_out                     | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as 2.5V buffer           | —    | 0.10 | —    | 0.10 | —    | 0.10 | ns    |
| LVC MOS18_out                     | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as 1.8V buffer           | —    | 0.00 | —    | 0.00 | —    | 0.00 | ns    |
| PCI_out                           | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as PCI compatible buffer | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| Slow Slew                         | t <sub>BUF</sub> , t <sub>EN</sub>                        | Output configured for slow slew rate       | —    | 1.00 | —    | 1.00 | —    | 1.00 | ns    |

Note: Open drain timing is the same as corresponding LVC MOS timing.

Timing v.2.2

1. Refer to TN1004, [ispMACH 4000 Timing Model Design and Usage Guidelines](#) for information regarding the use of these adders.

## Signal Descriptions

| Signal Names                          | Description                                                                                                                                                        |
|---------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| TMS                                   | Input – This pin is the IEEE 1149.1 Test Mode Select input, which is used to control the state machine.                                                            |
| TCK                                   | Input – This pin is the IEEE 1149.1 Test Clock input pin, used to clock through the state machine.                                                                 |
| TDI                                   | Input – This pin is the IEEE 1149.1 Test Data In pin, used to load data.                                                                                           |
| TDO                                   | Output – This pin is the IEEE 1149.1 Test Data Out pin used to shift data out.                                                                                     |
| GOE0/IO, GOE1/IO                      | These pins are configured to be either Global Output Enable Input or as general I/O pins.                                                                          |
| GND                                   | Ground                                                                                                                                                             |
| NC                                    | Not Connected                                                                                                                                                      |
| V <sub>CC</sub>                       | The power supply pins for logic core and JTAG port.                                                                                                                |
| CLK0/I, CLK1/I, CLK2/I, CLK3/I        | These pins are configured to be either CLK input or as an input.                                                                                                   |
| V <sub>CC00</sub> , V <sub>CC01</sub> | The power supply pins for each I/O bank.                                                                                                                           |
| yzz                                   | Input/Output <sup>1</sup> – These are the general purpose I/O used by the logic array. y is GLB reference (alpha) and z is macrocell reference (numeric). z: 0-15. |
|                                       | ispMACH 4032 y: A-B                                                                                                                                                |
|                                       | ispMACH 4064 y: A-D                                                                                                                                                |
|                                       | ispMACH 4128 y: A-H                                                                                                                                                |
|                                       | ispMACH 4256 y: A-P                                                                                                                                                |
|                                       | ispMACH 4384 y: A-P, AX-HX                                                                                                                                         |
|                                       | ispMACH 4512 y: A-P, AX-PX                                                                                                                                         |

1. In some packages, certain I/Os are only available for use as inputs. See the signal connections table for details.

## ispMACH 4000V/B/C ORP Reference Table

|                      | 4032V/B/C       |    | 4064V/B/C       |    |               | 4128V/B/C    |                 |    | 4256V/B/C    |                 |              |               | 4384V/B/C    |     | 4512V/B/C    |                               |
|----------------------|-----------------|----|-----------------|----|---------------|--------------|-----------------|----|--------------|-----------------|--------------|---------------|--------------|-----|--------------|-------------------------------|
| Number of I/Os       | 30 <sup>1</sup> | 32 | 30 <sup>2</sup> | 32 | 64            | 64           | 92 <sup>3</sup> | 96 | 64           | 96 <sup>4</sup> | 128          | 160           | 128          | 192 | 128          | 208                           |
| Number of GLBs       | 2               | 2  | 4               | 4  | 4             | 8            | 8               | 8  | 16           | 16              | 16           | 16            | 16           | 16  | 16           | 16                            |
| Number of I/Os / GLB | 16              | 16 | 8               | 8  | 16            | 8            | 12              | 12 | 4            | 8               | 8            | 10            | 8            | 8   | 8            | Mixture of 8 & 4 <sup>5</sup> |
| Reference ORP Table  | 16 I/Os / GLB   |    | 8 I/Os / GLB    |    | 16 I/Os / GLB | 8 I/Os / GLB | 12 I/Os / GLB   |    | 4 I/Os / GLB | 8 I/Os / GLB    | 8 I/Os / GLB | 10 I/Os / GLB | 8 I/Os / GLB |     | 8 I/Os / GLB | 8 I/Os / GLB<br>4 I/Os / GLB  |

1. 32-macrocell device, 44 TQFP: 2 GLBs have 15 out of 16 I/Os bonded out.

2. 64-macrocells device, 44 TQFP: 2 GLBs have 7 out of 8 I/Os bonded out.

3. 128-macrocell device, 128 TQFP: 4 GLBs have 11 out of 12 I/Os

4. 256-macrocell device, 144 TQFP: 16 GLBs have 6 I/Os per

5. 512-macrocell device: 20 GLBs have 8 I/Os per, 12 GLBs have 4 I/Os per

## ispMACH 4000Z ORP Reference Table

|                      | 4032Z         | 4064Z        |               | 4128Z        |               | 4256Z        |                 |              |
|----------------------|---------------|--------------|---------------|--------------|---------------|--------------|-----------------|--------------|
| Number of I/Os       | 32            | 32           | 64            | 64           | 96            | 64           | 96 <sup>1</sup> | 128          |
| Number of GLBs       | 2             | 4            | 4             | 8            | 8             | 16           | 16              | 16           |
| Number of I/Os / GLB | 16            | 8            | 16            | 8            | 12            | 4            | 8               | 8            |
| Reference ORP Table  | 16 I/Os / GLB | 8 I/Os / GLB | 16 I/Os / GLB | 8 I/Os / GLB | 12 I/Os / GLB | 4 I/Os / GLB | 8 I/Os / GLB    | 8 I/Os / GLB |

1. 256-macrocell device, 132 csBGA: 16 GLBs have 6 I/Os per

**ispMACH 4064V/B/C/Z, 4128V/B/C/Z, 4256V/B/C/Z Logic Signal Connections:  
100-Pin TQFP (Cont.)**

| Pin Number | Bank Number | ispMACH 4064V/B/C/Z |                | ispMACH 4128V/B/C/Z |                | ispMACH 4256V/B/C/Z |                |
|------------|-------------|---------------------|----------------|---------------------|----------------|---------------------|----------------|
|            |             | GLB/MC/Pad          | ORP            | GLB/MC/Pad          | ORP            | GLB/MC/Pad          | ORP            |
| 83         | 1           | VCCO (Bank 1)       | -              | VCCO (Bank 1)       | -              | VCCO (Bank 1)       | -              |
| 84         | 1           | D3                  | D <sup>3</sup> | H6                  | H <sup>3</sup> | P12                 | P <sup>3</sup> |
| 85         | 1           | D2                  | D <sup>2</sup> | H4                  | H <sup>2</sup> | P10                 | P <sup>2</sup> |
| 86         | 1           | D1                  | D <sup>1</sup> | H2                  | H <sup>1</sup> | P6                  | P <sup>1</sup> |
| 87         | 1           | D0/GOE1             | D <sup>0</sup> | H0/GOE1             | H <sup>0</sup> | P2/OE1              | P <sup>0</sup> |
| 88         | 1           | CLK3/I              | -              | CLK3/I              | -              | CLK3/I              | -              |
| 89         | 0           | CLK0/I              | -              | CLK0/I              | -              | CLK0/I              | -              |
| 90         | -           | VCC                 | -              | VCC                 | -              | VCC                 | -              |
| 91         | 0           | A0/GOE0             | A <sup>0</sup> | A0/GOE0             | A <sup>0</sup> | A2/GOE0             | A <sup>0</sup> |
| 92         | 0           | A1                  | A <sup>1</sup> | A2                  | A <sup>1</sup> | A6                  | A <sup>1</sup> |
| 93         | 0           | A2                  | A <sup>2</sup> | A4                  | A <sup>2</sup> | A10                 | A <sup>2</sup> |
| 94         | 0           | A3                  | A <sup>3</sup> | A6                  | A <sup>3</sup> | A12                 | A <sup>3</sup> |
| 95         | 0           | VCCO (Bank 0)       | -              | VCCO (Bank 0)       | -              | VCCO (Bank 0)       | -              |
| 96         | 0           | GND (Bank 0)        | -              | GND (Bank 0)        | -              | GND (Bank 0)        | -              |
| 97         | 0           | A4                  | A <sup>4</sup> | A8                  | A <sup>4</sup> | B2                  | B <sup>0</sup> |
| 98         | 0           | A5                  | A <sup>5</sup> | A10                 | A <sup>5</sup> | B6                  | B <sup>1</sup> |
| 99         | 0           | A6                  | A <sup>6</sup> | A12                 | A <sup>6</sup> | B10                 | B <sup>2</sup> |
| 100        | 0           | A7                  | A <sup>7</sup> | A14                 | A <sup>7</sup> | B12                 | B <sup>3</sup> |

\*This pin is input only.

**ispMACH 4128V/B/C Logic Signal Connections: 128-Pin TQFP**

| Pin Number | Bank Number | ispMACH 4128V/B/C |                 |
|------------|-------------|-------------------|-----------------|
|            |             | GLB/MC/Pad        | ORP             |
| 1          | 0           | GND               | -               |
| 2          | 0           | TDI               | -               |
| 3          | 0           | VCCO (Bank 0)     | -               |
| 4          | 0           | B0                | B <sup>0</sup>  |
| 5          | 0           | B1                | B <sup>1</sup>  |
| 6          | 0           | B2                | B <sup>2</sup>  |
| 7          | 0           | B4                | B <sup>3</sup>  |
| 8          | 0           | B5                | B <sup>4</sup>  |
| 9          | 0           | B6                | B <sup>5</sup>  |
| 10         | 0           | GND (Bank 0)      | -               |
| 11         | 0           | B8                | B <sup>6</sup>  |
| 12         | 0           | B9                | B <sup>7</sup>  |
| 13         | 0           | B10               | B <sup>8</sup>  |
| 14         | 0           | B12               | B <sup>9</sup>  |
| 15         | 0           | B13               | B <sup>10</sup> |
| 16         | 0           | B14               | B <sup>11</sup> |
| 17         | 0           | VCCO (Bank 0)     | -               |
| 18         | 0           | C14               | C <sup>11</sup> |

**ispMACH 4128V and 4256V Logic Signal Connections: 144-Pin TQFP**

| Pin Number | Bank Number | ispMACH 4128V             |                   | ispMACH 4256V   |                  |
|------------|-------------|---------------------------|-------------------|-----------------|------------------|
|            |             | GLB/MC/Pad                | ORP               | GLB/MC/Pad      | ORP              |
| 1          | -           | GND                       | -                 | GND             | -                |
| 2          | -           | TDI                       | -                 | TDI             | -                |
| 3          | 0           | VCCO (Bank 0)             | -                 | VCCO (Bank 0)   | -                |
| 4          | 0           | B0                        | B <sup>^</sup> 0  | C12             | C <sup>^</sup> 6 |
| 5          | 0           | B1                        | B <sup>^</sup> 1  | C10             | C <sup>^</sup> 5 |
| 6          | 0           | B2                        | B <sup>^</sup> 2  | C8              | C <sup>^</sup> 4 |
| 7          | 0           | B4                        | B <sup>^</sup> 3  | C6              | C <sup>^</sup> 3 |
| 8          | 0           | B5                        | B <sup>^</sup> 4  | C4              | C <sup>^</sup> 2 |
| 9          | 0           | B6                        | B <sup>^</sup> 5  | C2              | C <sup>^</sup> 1 |
| 10         | 0           | GND (Bank 0)              | -                 | GND (Bank 0)    | -                |
| 11         | 0           | B8                        | B <sup>^</sup> 6  | D14             | D <sup>^</sup> 7 |
| 12         | 0           | B9                        | B <sup>^</sup> 7  | D12             | D <sup>^</sup> 6 |
| 13         | 0           | B10                       | B <sup>^</sup> 8  | D10             | D <sup>^</sup> 5 |
| 14         | 0           | B12                       | B <sup>^</sup> 9  | D8              | D <sup>^</sup> 4 |
| 15         | 0           | B13                       | B <sup>^</sup> 10 | D6              | D <sup>^</sup> 3 |
| 16         | 0           | B14                       | B <sup>^</sup> 11 | D4              | D <sup>^</sup> 2 |
| 17         | -           | NC <sup>2</sup>           | -                 | I <sup>2</sup>  | -                |
| 18         | 0           | GND (Bank 0) <sup>1</sup> | -                 | NC <sup>1</sup> | -                |
| 19         | 0           | VCCO (Bank 0)             | -                 | VCCO (Bank 0)   | -                |
| 20         | 0           | NC <sup>2</sup>           | -                 | I <sup>2</sup>  | -                |
| 21         | 0           | C14                       | C <sup>^</sup> 11 | E2              | E <sup>^</sup> 1 |
| 22         | 0           | C13                       | C <sup>^</sup> 10 | E4              | E <sup>^</sup> 2 |
| 23         | 0           | C12                       | C <sup>^</sup> 9  | E6              | E <sup>^</sup> 3 |
| 24         | 0           | C10                       | C <sup>^</sup> 8  | E8              | E <sup>^</sup> 4 |
| 25         | 0           | C9                        | C <sup>^</sup> 7  | E10             | E <sup>^</sup> 5 |
| 26         | 0           | C8                        | C <sup>^</sup> 6  | E12             | E <sup>^</sup> 6 |
| 27         | 0           | GND (Bank 0)              | -                 | GND (Bank 0)    | -                |
| 28         | 0           | C6                        | C <sup>^</sup> 5  | F2              | F <sup>^</sup> 1 |
| 29         | 0           | C5                        | C <sup>^</sup> 4  | F4              | F <sup>^</sup> 2 |
| 30         | 0           | C4                        | C <sup>^</sup> 3  | F6              | F <sup>^</sup> 3 |
| 31         | 0           | C2                        | C <sup>^</sup> 2  | F8              | F <sup>^</sup> 4 |
| 32         | 0           | C1                        | C <sup>^</sup> 1  | F10             | F <sup>^</sup> 5 |
| 33         | 0           | C0                        | C <sup>^</sup> 0  | F12             | F <sup>^</sup> 6 |
| 34         | 0           | VCCO (Bank 0)             | -                 | VCCO (Bank 0)   | -                |
| 35         | -           | TCK                       | -                 | TCK             | -                |
| 36         | -           | VCC                       | -                 | VCC             | -                |
| 37         | -           | GND                       | -                 | GND             | -                |
| 38         | 0           | NC <sup>2</sup>           | -                 | I <sup>2</sup>  | -                |
| 39         | 0           | D14                       | D <sup>^</sup> 11 | G12             | G <sup>^</sup> 6 |
| 40         | 0           | D13                       | D <sup>^</sup> 10 | G10             | G <sup>^</sup> 5 |
| 41         | 0           | D12                       | D <sup>^</sup> 9  | G8              | G <sup>^</sup> 4 |
| 42         | 0           | D10                       | D <sup>^</sup> 8  | G6              | G <sup>^</sup> 3 |

**ispMACH 4128V and 4256V Logic Signal Connections: 144-Pin TQFP (Cont.)**

| Pin Number | Bank Number | ispMACH 4128V             |                 | ispMACH 4256V   |                |
|------------|-------------|---------------------------|-----------------|-----------------|----------------|
|            |             | GLB/MC/Pad                | ORP             | GLB/MC/Pad      | ORP            |
| 86         | 1           | F12                       | F <sup>9</sup>  | L8              | L <sup>4</sup> |
| 87         | 1           | F13                       | F <sup>10</sup> | L6              | L <sup>3</sup> |
| 88         | 1           | F14                       | F <sup>11</sup> | L4              | L <sup>2</sup> |
| 89         | 1           | NC <sup>2</sup>           | -               | I <sup>2</sup>  | -              |
| 90         | 1           | GND (Bank 1) <sup>1</sup> | -               | NC <sup>1</sup> | -              |
| 91         | 1           | VCCO (Bank 1)             | -               | VCCO (Bank 1)   | -              |
| 92         | 1           | NC <sup>2</sup>           | -               | I <sup>2</sup>  | -              |
| 93         | 1           | G14                       | G <sup>11</sup> | M2              | M <sup>1</sup> |
| 94         | 1           | G13                       | G <sup>10</sup> | M4              | M <sup>2</sup> |
| 95         | 1           | G12                       | G <sup>9</sup>  | M6              | M <sup>3</sup> |
| 96         | 1           | G10                       | G <sup>8</sup>  | M8              | M <sup>4</sup> |
| 97         | 1           | G9                        | G <sup>7</sup>  | M10             | M <sup>5</sup> |
| 98         | 1           | G8                        | G <sup>6</sup>  | M12             | M <sup>6</sup> |
| 99         | 1           | GND (Bank 1)              | -               | GND (Bank 1)    | -              |
| 100        | 1           | G6                        | G <sup>5</sup>  | N2              | N <sup>1</sup> |
| 101        | 1           | G5                        | G <sup>4</sup>  | N4              | N <sup>2</sup> |
| 102        | 1           | G4                        | G <sup>3</sup>  | N6              | N <sup>3</sup> |
| 103        | 1           | G2                        | G <sup>2</sup>  | N8              | N <sup>4</sup> |
| 104        | 1           | G1                        | G <sup>1</sup>  | N10             | N <sup>5</sup> |
| 105        | 1           | G0                        | G <sup>0</sup>  | N12             | N <sup>6</sup> |
| 106        | 1           | VCCO (Bank 1)             | -               | VCCO (Bank 1)   | -              |
| 107        | -           | TDO                       | -               | TDO             | -              |
| 108        | -           | VCC                       | -               | VCC             | -              |
| 109        | -           | GND                       | -               | GND             | -              |
| 110        | 1           | NC <sup>2</sup>           | -               | I <sup>2</sup>  | -              |
| 111        | 1           | H14                       | H <sup>11</sup> | O12             | O <sup>6</sup> |
| 112        | 1           | H13                       | H <sup>10</sup> | O10             | O <sup>5</sup> |
| 113        | 1           | H12                       | H <sup>9</sup>  | O8              | O <sup>4</sup> |
| 114        | 1           | H10                       | H <sup>8</sup>  | O6              | O <sup>3</sup> |
| 115        | 1           | H9                        | H <sup>7</sup>  | O4              | O <sup>2</sup> |
| 116        | 1           | H8                        | H <sup>6</sup>  | O2              | O <sup>1</sup> |
| 117        | 1           | NC <sup>2</sup>           | -               | I <sup>2</sup>  | -              |
| 118        | 1           | GND (Bank 1)              | -               | GND (Bank 1)    | -              |
| 119        | 1           | VCCO (Bank 1)             | -               | VCCO (Bank 1)   | -              |
| 120        | 1           | H6                        | H <sup>5</sup>  | P12             | P <sup>6</sup> |
| 121        | 1           | H5                        | H <sup>4</sup>  | P10             | P <sup>5</sup> |
| 122        | 1           | H4                        | H <sup>3</sup>  | P8              | P <sup>4</sup> |
| 123        | 1           | H2                        | H <sup>2</sup>  | P6              | P <sup>3</sup> |
| 124        | 1           | H1                        | H <sup>1</sup>  | P4              | P <sup>2</sup> |
| 125        | 1           | H0/GOE1                   | H <sup>0</sup>  | P2/GOE1         | P <sup>1</sup> |
| 126        | 1           | CLK3/I                    | -               | CLK3/I          | -              |
| 127        | 0           | GND (Bank 0)              | -               | GND (Bank 0)    | -              |
| 128        | 0           | CLK0/I                    | -               | CLK0/I          | -              |

**ispMACH 4256V/B/C/Z, 4384V/B/C, 4512V/B/C, Logic Signal Connections:  
176-Pin TQFP (Cont.)**

| Pin Number | Bank Number | ispMACH 4256V/B/C/Z |                | ispMACH 4384V/B/C |                | ispMACH 4512V/B/C |                 |
|------------|-------------|---------------------|----------------|-------------------|----------------|-------------------|-----------------|
|            |             | GLB/MC/Pad          | ORP            | GLB/MC/Pad        | ORP            | GLB/MC/Pad        | ORP             |
| 60         | 0           | H8                  | H <sup>4</sup> | L8                | L <sup>4</sup> | P8                | P <sup>4</sup>  |
| 61         | 0           | H6                  | H <sup>3</sup> | L6                | L <sup>3</sup> | P6                | P <sup>3</sup>  |
| 62         | 0           | H4                  | H <sup>2</sup> | L4                | L <sup>2</sup> | P4                | P <sup>2</sup>  |
| 63         | 0           | H2                  | H <sup>1</sup> | L2                | L <sup>1</sup> | P2                | P <sup>1</sup>  |
| 64         | 0           | H0                  | H <sup>0</sup> | L0                | L <sup>0</sup> | P0                | P <sup>0</sup>  |
| 65         | -           | GND                 | -              | GND               | -              | GND               | -               |
| 66         | 0           | CLK1/I              | -              | CLK1/I            | -              | CLK1/I            | -               |
| 67         | 1           | GND (Bank 1)        | -              | GND (Bank 1)      | -              | GND (Bank 1)      | -               |
| 68         | 1           | CLK2/I              | -              | CLK2/I            | -              | CLK2/I            | -               |
| 69         | -           | VCC                 | -              | VCC               | -              | VCC               | -               |
| 70         | 1           | I0                  | I <sup>0</sup> | M0                | M <sup>0</sup> | AX0               | AX <sup>0</sup> |
| 71         | 1           | I2                  | I <sup>1</sup> | M2                | M <sup>1</sup> | AX2               | AX <sup>1</sup> |
| 72         | 1           | I4                  | I <sup>2</sup> | M4                | M <sup>2</sup> | AX4               | AX <sup>2</sup> |
| 73         | 1           | I6                  | I <sup>3</sup> | M6                | M <sup>3</sup> | AX6               | AX <sup>3</sup> |
| 74         | 1           | I8                  | I <sup>4</sup> | M8                | M <sup>4</sup> | AX8               | AX <sup>4</sup> |
| 75         | 1           | I10                 | I <sup>5</sup> | M10               | M <sup>5</sup> | AX10              | AX <sup>5</sup> |
| 76         | 1           | I12                 | I <sup>6</sup> | M12               | M <sup>6</sup> | AX12              | AX <sup>6</sup> |
| 77         | 1           | I14                 | I <sup>7</sup> | M14               | M <sup>7</sup> | AX14              | AX <sup>7</sup> |
| 78         | 1           | VCCO (Bank 1)       | -              | VCCO (Bank 1)     | -              | VCCO (Bank 1)     | -               |
| 79         | 1           | GND (Bank 1)        | -              | GND (Bank 1)      | -              | GND (Bank 1)      | -               |
| 80         | 1           | J0                  | J <sup>0</sup> | N0                | N <sup>0</sup> | BX0               | BX <sup>0</sup> |
| 81         | 1           | J2                  | J <sup>1</sup> | N2                | N <sup>1</sup> | BX2               | BX <sup>1</sup> |
| 82         | 1           | J4                  | J <sup>2</sup> | N4                | N <sup>2</sup> | BX4               | BX <sup>2</sup> |
| 83         | 1           | J6                  | J <sup>3</sup> | N6                | N <sup>3</sup> | BX6               | BX <sup>3</sup> |
| 84         | 1           | J8                  | J <sup>4</sup> | N8                | N <sup>4</sup> | BX8               | BX <sup>4</sup> |
| 85         | 1           | J10                 | J <sup>5</sup> | N10               | N <sup>5</sup> | BX10              | BX <sup>5</sup> |
| 86         | 1           | J12                 | J <sup>6</sup> | N12               | N <sup>6</sup> | BX12              | BX <sup>6</sup> |
| 87         | 1           | J14                 | J <sup>7</sup> | N14               | N <sup>7</sup> | BX14              | BX <sup>7</sup> |
| 88         | -           | VCC                 | -              | VCC               | -              | VCC               | -               |
| 89         | -           | NC                  | -              | NC                | -              | NC                | -               |
| 90         | -           | GND                 | -              | GND               | -              | GND               | -               |
| 91         | -           | TMS                 | -              | TMS               | -              | TMS               | -               |
| 92         | 1           | VCCO (Bank 1)       | -              | VCCO (Bank 1)     | -              | VCCO (Bank 1)     | -               |
| 93         | 1           | K14                 | K <sup>7</sup> | O14               | O <sup>7</sup> | CX14              | CX <sup>7</sup> |
| 94         | 1           | K12                 | K <sup>6</sup> | O12               | O <sup>6</sup> | CX12              | CX <sup>6</sup> |
| 95         | 1           | K10                 | K <sup>5</sup> | O10               | O <sup>5</sup> | CX10              | CX <sup>5</sup> |
| 96         | 1           | K8                  | K <sup>4</sup> | O8                | O <sup>4</sup> | CX8               | CX <sup>4</sup> |
| 97         | 1           | K6                  | K <sup>3</sup> | O6                | O <sup>3</sup> | CX6               | CX <sup>3</sup> |
| 98         | 1           | K4                  | K <sup>2</sup> | O4                | O <sup>2</sup> | CX4               | CX <sup>2</sup> |
| 99         | 1           | K2                  | K <sup>1</sup> | O2                | O <sup>1</sup> | CX2               | CX <sup>1</sup> |
| 100        | 1           | K0                  | K <sup>0</sup> | O0                | O <sup>0</sup> | CX0               | CX <sup>0</sup> |

**ispMACH 4256V/B/C, 4384V/B/C, 4512V/B/C Logic Signal Connections:  
256-Ball ftBGA/fpBGA**

| Ball Number | I/O Bank | ispMACH 4256V/B/C<br>128-I/O |                | ispMACH 4256V/B/C<br>160-I/O |                | ispMACH 4384V/B/C |                | ispMACH 4512V/B/C |                |
|-------------|----------|------------------------------|----------------|------------------------------|----------------|-------------------|----------------|-------------------|----------------|
|             |          | GLB/MC/Pad                   | ORP            | GLB/MC/Pad                   | ORP            | GLB/MC/Pad        | ORP            | GLB/MC/Pad        | ORP            |
| -           | -        | -                            | -              | -                            | -              | VCC               | -              | VCC               | -              |
| -           | -        | GND                          | -              | GND                          | -              | GND               | -              | GND               | -              |
| C3          | -        | TDI                          | -              | TDI                          | -              | TDI               | -              | TDI               | -              |
| -           | 0        | VCCO (Bank 0)                | -              | VCCO (Bank 0)                | -              | VCCO (Bank 0)     | -              | VCCO (Bank 0)     | -              |
| B1          | 0        | C14                          | C <sup>7</sup> | C14                          | C <sup>9</sup> | C14               | C <sup>7</sup> | C14               | C <sup>7</sup> |
| F5          | 0        | C12                          | C <sup>6</sup> | C12                          | C <sup>8</sup> | C12               | C <sup>6</sup> | C12               | C <sup>6</sup> |
| D3          | 0        | C10                          | C <sup>5</sup> | C10                          | C <sup>7</sup> | C10               | C <sup>5</sup> | C10               | C <sup>5</sup> |
| C1          | 0        | C8                           | C <sup>4</sup> | C9                           | C <sup>6</sup> | C8                | C <sup>4</sup> | C8                | C <sup>4</sup> |
| C2          | 0        | C6                           | C <sup>3</sup> | C8                           | C <sup>5</sup> | C6                | C <sup>3</sup> | C6                | C <sup>3</sup> |
| E3          | 0        | C4                           | C <sup>2</sup> | C6                           | C <sup>4</sup> | C4                | C <sup>2</sup> | C4                | C <sup>2</sup> |
| D2          | 0        | C2                           | C <sup>1</sup> | C4                           | C <sup>3</sup> | C2                | C <sup>1</sup> | C2                | C <sup>1</sup> |
| F6          | 0        | C0                           | C <sup>0</sup> | C2                           | C <sup>2</sup> | C0                | C <sup>0</sup> | C0                | C <sup>0</sup> |
| D1          | 0        | NC                           | -              | C1                           | C <sup>1</sup> | F6                | F <sup>3</sup> | H0                | H <sup>0</sup> |
| E2          | 0        | NC                           | -              | C0                           | C <sup>0</sup> | F4                | F <sup>2</sup> | H4                | H <sup>1</sup> |
| E4          | 0        | NC                           | -              | NC                           | -              | D6                | D <sup>3</sup> | F4                | F <sup>2</sup> |
| G5          | 0        | NC                           | -              | NC                           | -              | D4                | D <sup>2</sup> | F6                | F <sup>3</sup> |
| E1          | 0        | NC                           | -              | NC                           | -              | NC                | -              | F8                | F <sup>4</sup> |
| -           | 0        | -                            | -              | VCCO (Bank 0)                | -              | VCCO (Bank 0)     | -              | VCCO (Bank 0)     | -              |
| -           | 0        | GND (Bank 0)                 | -              | GND (Bank 0)                 | -              | GND (Bank 0)      | -              | GND (Bank 0)      | -              |
| F2          | 0        | NC                           | -              | NC                           | -              | NC                | -              | F10               | F <sup>5</sup> |
| F1          | 0        | NC                           | -              | NC                           | -              | D2                | D <sup>1</sup> | F12               | F <sup>6</sup> |
| G1          | 0        | NC                           | -              | NC                           | -              | D0                | D <sup>0</sup> | F14               | F <sup>7</sup> |
| G6          | 0        | NC                           | -              | D14                          | D <sup>9</sup> | F2                | F <sup>1</sup> | H8                | H <sup>2</sup> |
| G4          | 0        | NC                           | -              | D12                          | D <sup>8</sup> | F0                | F <sup>0</sup> | H12               | H <sup>3</sup> |
| H6          | 0        | D14                          | D <sup>7</sup> | D10                          | D <sup>7</sup> | E14               | E <sup>7</sup> | G14               | G <sup>7</sup> |
| G3          | 0        | D12                          | D <sup>6</sup> | D9                           | D <sup>6</sup> | E12               | E <sup>6</sup> | G12               | G <sup>6</sup> |
| H5          | 0        | D10                          | D <sup>5</sup> | D8                           | D <sup>5</sup> | E10               | E <sup>5</sup> | G10               | G <sup>5</sup> |
| G2          | 0        | D8                           | D <sup>4</sup> | D6                           | D <sup>4</sup> | E8                | E <sup>4</sup> | G8                | G <sup>4</sup> |
| H1          | 0        | D6                           | D <sup>3</sup> | D4                           | D <sup>3</sup> | E6                | E <sup>3</sup> | G6                | G <sup>3</sup> |
| H2          | 0        | D4                           | D <sup>2</sup> | D2                           | D <sup>2</sup> | E4                | E <sup>2</sup> | G4                | G <sup>2</sup> |
| H3          | 0        | D2                           | D <sup>1</sup> | D1                           | D <sup>1</sup> | E2                | E <sup>1</sup> | G2                | G <sup>1</sup> |
| H4          | 0        | D0                           | D <sup>0</sup> | D0                           | D <sup>0</sup> | E0                | E <sup>0</sup> | G0                | G <sup>0</sup> |
| -           | 0        | VCCO (Bank 0)                | -              | VCCO (Bank 0)                | -              | VCCO (Bank 0)     | -              | VCCO (Bank 0)     | -              |
| -           | 0        | -                            | -              | GND (Bank 0)                 | -              | GND (Bank 0)      | -              | GND (Bank 0)      | -              |
| J4          | 0        | E0                           | E <sup>0</sup> | E0                           | E <sup>0</sup> | H0                | H <sup>0</sup> | J0                | J <sup>0</sup> |
| J3          | 0        | E2                           | E <sup>1</sup> | E1                           | E <sup>1</sup> | H2                | H <sup>1</sup> | J2                | J <sup>1</sup> |
| J2          | 0        | E4                           | E <sup>2</sup> | E2                           | E <sup>2</sup> | H4                | H <sup>2</sup> | J4                | J <sup>2</sup> |
| J1          | 0        | E6                           | E <sup>3</sup> | E4                           | E <sup>3</sup> | H6                | H <sup>3</sup> | J6                | J <sup>3</sup> |
| K1          | 0        | E8                           | E <sup>4</sup> | E6                           | E <sup>4</sup> | H8                | H <sup>4</sup> | J8                | J <sup>4</sup> |
| J5          | 0        | E10                          | E <sup>5</sup> | E8                           | E <sup>5</sup> | H10               | H <sup>5</sup> | J10               | J <sup>5</sup> |
| K2          | 0        | E12                          | E <sup>6</sup> | E9                           | E <sup>6</sup> | H12               | H <sup>6</sup> | J12               | J <sup>6</sup> |

**ispMACH 4256V/B/C, 4384V/B/C, 4512V/B/C Logic Signal Connections:  
256-Ball ftBGA/fpBGA (Cont.)**

| Ball Number | I/O Bank | ispMACH 4256V/B/C<br>128-I/O |                  | ispMACH 4256V/B/C<br>160-I/O |                  | ispMACH 4384V/B/C |                   | ispMACH 4512V/B/C |                   |
|-------------|----------|------------------------------|------------------|------------------------------|------------------|-------------------|-------------------|-------------------|-------------------|
|             |          | GLB/MC/Pad                   | ORP              | GLB/MC/Pad                   | ORP              | GLB/MC/Pad        | ORP               | GLB/MC/Pad        | ORP               |
| R5          | 0        | NC                           | -                | NC                           | -                | NC                | -                 | L4                | L <sup>^</sup> 1  |
| T5          | 0        | NC                           | -                | NC                           | -                | I2                | I <sup>^</sup> 1  | L8                | L <sup>^</sup> 2  |
| R6          | 0        | NC                           | -                | NC                           | -                | I0                | I <sup>^</sup> 0  | L12               | L <sup>^</sup> 3  |
| T6          | 0        | NC                           | -                | H14                          | H <sup>^</sup> 9 | G12               | G <sup>^</sup> 6  | M8                | M <sup>^</sup> 2  |
| N7          | 0        | NC                           | -                | H12                          | H <sup>^</sup> 8 | G14               | G <sup>^</sup> 7  | M12               | M <sup>^</sup> 3  |
| P7          | 0        | H14                          | H <sup>^</sup> 7 | H10                          | H <sup>^</sup> 7 | L14               | L <sup>^</sup> 7  | P14               | P <sup>^</sup> 7  |
| R7          | 0        | H12                          | H <sup>^</sup> 6 | H9                           | H <sup>^</sup> 6 | L12               | L <sup>^</sup> 6  | P12               | P <sup>^</sup> 6  |
| L8          | 0        | H10                          | H <sup>^</sup> 5 | H8                           | H <sup>^</sup> 5 | L10               | L <sup>^</sup> 5  | P10               | P <sup>^</sup> 5  |
| T7          | 0        | H8                           | H <sup>^</sup> 4 | H6                           | H <sup>^</sup> 4 | L8                | L <sup>^</sup> 4  | P8                | P <sup>^</sup> 4  |
| M8          | 0        | H6                           | H <sup>^</sup> 3 | H4                           | H <sup>^</sup> 3 | L6                | L <sup>^</sup> 3  | P6                | P <sup>^</sup> 3  |
| N8          | 0        | H4                           | H <sup>^</sup> 2 | H2                           | H <sup>^</sup> 2 | L4                | L <sup>^</sup> 2  | P4                | P <sup>^</sup> 2  |
| R8          | 0        | H2                           | H <sup>^</sup> 1 | H1                           | H <sup>^</sup> 1 | L2                | L <sup>^</sup> 1  | P2                | P <sup>^</sup> 1  |
| P8          | 0        | H0                           | H <sup>^</sup> 0 | H0                           | H <sup>^</sup> 0 | L0                | L <sup>^</sup> 0  | P0                | P <sup>^</sup> 0  |
| -           | -        | GND                          | -                | GND                          | -                | GND               | -                 | GND               | -                 |
| T8          | 0        | CLK1/I                       | -                | CLK1/I                       | -                | CLK1/I            | -                 | CLK1/I            | -                 |
| -           | 1        | GND (Bank 1)                 | -                | GND (Bank 1)                 | -                | GND (Bank 1)      | -                 | GND (Bank 1)      | -                 |
| N9          | 1        | CLK2/I                       | -                | CLK2/I                       | -                | CLK2/I            | -                 | CLK2/I            | -                 |
| -           | -        | VCC                          | -                | VCC                          | -                | VCC               | -                 | VCC               | -                 |
| P9          | 1        | I0                           | I <sup>^</sup> 0 | I0                           | I <sup>^</sup> 0 | M0                | M <sup>^</sup> 0  | AX0               | AX <sup>^</sup> 0 |
| R9          | 1        | I2                           | I <sup>^</sup> 1 | I1                           | I <sup>^</sup> 1 | M2                | M <sup>^</sup> 1  | AX2               | AX <sup>^</sup> 1 |
| T9          | 1        | I4                           | I <sup>^</sup> 2 | I2                           | I <sup>^</sup> 2 | M4                | M <sup>^</sup> 2  | AX4               | AX <sup>^</sup> 2 |
| T10         | 1        | I6                           | I <sup>^</sup> 3 | I4                           | I <sup>^</sup> 3 | M6                | M <sup>^</sup> 3  | AX6               | AX <sup>^</sup> 3 |
| R10         | 1        | I8                           | I <sup>^</sup> 4 | I6                           | I <sup>^</sup> 4 | M8                | M <sup>^</sup> 4  | AX8               | AX <sup>^</sup> 4 |
| M9          | 1        | I10                          | I <sup>^</sup> 5 | I8                           | I <sup>^</sup> 5 | M10               | M <sup>^</sup> 5  | AX10              | AX <sup>^</sup> 5 |
| P10         | 1        | I12                          | I <sup>^</sup> 6 | I9                           | I <sup>^</sup> 6 | M12               | M <sup>^</sup> 6  | AX12              | AX <sup>^</sup> 6 |
| L9          | 1        | I14                          | I <sup>^</sup> 7 | I10                          | I <sup>^</sup> 7 | M14               | M <sup>^</sup> 7  | AX14              | AX <sup>^</sup> 7 |
| N10         | 1        | NC                           | -                | I12                          | I <sup>^</sup> 8 | BX14              | BX <sup>^</sup> 7 | DX0               | DX <sup>^</sup> 0 |
| T11         | 1        | NC                           | -                | I14                          | I <sup>^</sup> 9 | BX12              | BX <sup>^</sup> 6 | DX4               | DX <sup>^</sup> 1 |
| R11         | 1        | NC                           | -                | NC                           | -                | P0                | P <sup>^</sup> 0  | EX0               | EX <sup>^</sup> 0 |
| T12         | 1        | NC                           | -                | NC                           | -                | P2                | P <sup>^</sup> 1  | EX4               | EX <sup>^</sup> 1 |
| N12         | 1        | NC                           | -                | NC                           | -                | NC                | -                 | EX8               | EX <sup>^</sup> 2 |
| -           | 1        | VCCO (Bank 1)                | -                | VCCO (Bank 1)                | -                | VCCO (Bank 1)     | -                 | VCCO (Bank 1)     | -                 |
| -           | 1        | GND (Bank 1)                 | -                | GND (Bank 1)                 | -                | GND (Bank 1)      | -                 | GND (Bank 1)      | -                 |
| R12         | 1        | NC                           | -                | NC                           | -                | NC                | -                 | EX12              | EX <sup>^</sup> 3 |
| T13         | 1        | NC                           | -                | J0                           | J <sup>^</sup> 0 | BX10              | BX <sup>^</sup> 5 | DX8               | DX <sup>^</sup> 2 |
| P12         | 1        | NC                           | -                | J1                           | J <sup>^</sup> 1 | BX8               | BX <sup>^</sup> 4 | DX12              | DX <sup>^</sup> 3 |
| M10         | 1        | J0                           | J <sup>^</sup> 0 | J2                           | J <sup>^</sup> 2 | N0                | N <sup>^</sup> 0  | BX0               | BX <sup>^</sup> 0 |
| R13         | 1        | J2                           | J <sup>^</sup> 1 | J4                           | J <sup>^</sup> 3 | N2                | N <sup>^</sup> 1  | BX2               | BX <sup>^</sup> 1 |
| L10         | 1        | J4                           | J <sup>^</sup> 2 | J6                           | J <sup>^</sup> 4 | N4                | N <sup>^</sup> 2  | BX4               | BX <sup>^</sup> 2 |
| T14         | 1        | J6                           | J <sup>^</sup> 3 | J8                           | J <sup>^</sup> 5 | N6                | N <sup>^</sup> 3  | BX6               | BX <sup>^</sup> 3 |
| M11         | 1        | J8                           | J <sup>^</sup> 4 | J9                           | J <sup>^</sup> 6 | N8                | N <sup>^</sup> 4  | BX8               | BX <sup>^</sup> 4 |

**ispMACH 4256V/B/C, 4384V/B/C, 4512V/B/C Logic Signal Connections:  
256-Ball ftBGA/fpBGA (Cont.)**

| Ball Number | I/O Bank | ispMACH 4256V/B/C<br>128-I/O |                | ispMACH 4256V/B/C<br>160-I/O |                | ispMACH 4384V/B/C |                 | ispMACH 4512V/B/C |                 |
|-------------|----------|------------------------------|----------------|------------------------------|----------------|-------------------|-----------------|-------------------|-----------------|
|             |          | GLB/MC/Pad                   | ORP            | GLB/MC/Pad                   | ORP            | GLB/MC/Pad        | ORP             | GLB/MC/Pad        | ORP             |
| R14         | 1        | J10                          | J <sup>5</sup> | J10                          | J <sup>7</sup> | N10               | N <sup>5</sup>  | BX10              | BX <sup>5</sup> |
| P13         | 1        | J12                          | J <sup>6</sup> | J12                          | J <sup>8</sup> | N12               | N <sup>6</sup>  | BX12              | BX <sup>6</sup> |
| N13         | 1        | J14                          | J <sup>7</sup> | J14                          | J <sup>9</sup> | N14               | N <sup>7</sup>  | BX14              | BX <sup>7</sup> |
| M12         | 1        | NC                           | -              | NC                           | -              | P4                | P <sup>2</sup>  | FX0               | FX <sup>0</sup> |
| T15         | 1        | NC                           | -              | NC                           | -              | P6                | P <sup>3</sup>  | FX2               | FX <sup>1</sup> |
| -           | -        | VCC                          | -              | VCC                          | -              | VCC               | -               | VCC               | -               |
| -           | -        | GND                          | -              | GND                          | -              | GND               | -               | GND               | -               |
| -           | 1        | -                            | -              | GND (Bank 1)                 | -              | GND (Bank 1)      | -               | GND (Bank 1)      | -               |
| P14         | -        | TMS                          | -              | TMS                          | -              | TMS               | -               | TMS               | -               |
| -           | 1        | VCCO (Bank 1)                | -              | VCCO (Bank 1)                | -              | VCCO (Bank 1)     | -               | VCCO (Bank 1)     | -               |
| L12         | 1        | NC                           | -              | NC                           | -              | NC                | -               | FX4               | FX <sup>2</sup> |
| R16         | 1        | NC                           | -              | NC                           | -              | P8                | P <sup>4</sup>  | FX6               | FX <sup>3</sup> |
| N14         | 1        | NC                           | -              | NC                           | -              | P10               | P <sup>5</sup>  | FX8               | FX <sup>4</sup> |
| P15         | 1        | K14                          | K <sup>7</sup> | K14                          | K <sup>9</sup> | O14               | O <sup>7</sup>  | CX14              | CX <sup>7</sup> |
| L11         | 1        | K12                          | K <sup>6</sup> | K12                          | K <sup>8</sup> | O12               | O <sup>6</sup>  | CX12              | CX <sup>6</sup> |
| P16         | 1        | K10                          | K <sup>5</sup> | K10                          | K <sup>7</sup> | O10               | O <sup>5</sup>  | CX10              | CX <sup>5</sup> |
| K11         | 1        | K8                           | K <sup>4</sup> | K9                           | K <sup>6</sup> | O8                | O <sup>4</sup>  | CX8               | CX <sup>4</sup> |
| M14         | 1        | K6                           | K <sup>3</sup> | K8                           | K <sup>5</sup> | O6                | O <sup>3</sup>  | CX6               | CX <sup>3</sup> |
| K12         | 1        | K4                           | K <sup>2</sup> | K6                           | K <sup>4</sup> | O4                | O <sup>2</sup>  | CX4               | CX <sup>2</sup> |
| N15         | 1        | K2                           | K <sup>1</sup> | K4                           | K <sup>3</sup> | O2                | O <sup>1</sup>  | CX2               | CX <sup>1</sup> |
| N16         | 1        | K0                           | K <sup>0</sup> | K2                           | K <sup>2</sup> | O0                | O <sup>0</sup>  | CX0               | CX <sup>0</sup> |
| M15         | 1        | NC                           | -              | K1                           | K <sup>1</sup> | BX6               | BX <sup>3</sup> | HX0               | HX <sup>0</sup> |
| M13         | 1        | NC                           | -              | K0                           | K <sup>0</sup> | BX4               | BX <sup>2</sup> | HX4               | HX <sup>1</sup> |
| -           | 1        | -                            | -              | VCCO (Bank 1)                | -              | VCCO (Bank 1)     | -               | VCCO (Bank 1)     | -               |
| -           | 1        | GND (Bank 1)                 | -              | GND (Bank 1)                 | -              | GND (Bank 1)      | -               | GND (Bank 1)      | -               |
| M16         | 1        | NC                           | -              | NC                           | -              | NC                | -               | FX10              | FX <sup>5</sup> |
| L15         | 1        | NC                           | -              | NC                           | -              | P12               | P <sup>6</sup>  | FX12              | FX <sup>6</sup> |
| L16         | 1        | NC                           | -              | NC                           | -              | P14               | P <sup>7</sup>  | FX14              | FX <sup>7</sup> |
| J11         | 1        | NC                           | -              | L14                          | L <sup>9</sup> | BX2               | BX <sup>1</sup> | HX8               | HX <sup>2</sup> |
| K15         | 1        | NC                           | -              | L12                          | L <sup>8</sup> | BX0               | BX <sup>0</sup> | HX12              | HX <sup>3</sup> |
| J12         | 1        | L14                          | L <sup>7</sup> | L10                          | L <sup>7</sup> | AX14              | AX <sup>7</sup> | GX14              | GX <sup>7</sup> |
| K13         | 1        | L12                          | L <sup>6</sup> | L9                           | L <sup>6</sup> | AX12              | AX <sup>6</sup> | GX12              | GX <sup>6</sup> |
| K14         | 1        | L10                          | L <sup>5</sup> | L8                           | L <sup>5</sup> | AX10              | AX <sup>5</sup> | GX10              | GX <sup>5</sup> |
| K16         | 1        | L8                           | L <sup>4</sup> | L6                           | L <sup>4</sup> | AX8               | AX <sup>4</sup> | GX8               | GX <sup>4</sup> |
| J16         | 1        | L6                           | L <sup>3</sup> | L4                           | L <sup>3</sup> | AX6               | AX <sup>3</sup> | GX6               | GX <sup>3</sup> |
| J15         | 1        | L4                           | L <sup>2</sup> | L2                           | L <sup>2</sup> | AX4               | AX <sup>2</sup> | GX4               | GX <sup>2</sup> |
| H16         | 1        | L2                           | L <sup>1</sup> | L1                           | L <sup>1</sup> | AX2               | AX <sup>1</sup> | GX2               | GX <sup>1</sup> |
| J13         | 1        | L0                           | L <sup>0</sup> | L0                           | L <sup>0</sup> | AX0               | AX <sup>0</sup> | GX0               | GX <sup>0</sup> |
| -           | 1        | VCCO (Bank 1)                | -              | VCCO (Bank 1)                | -              | VCCO (Bank 1)     | -               | VCCO (Bank 1)     | -               |
| -           | 1        | -                            | -              | GND (Bank 1)                 | -              | GND (Bank 1)      | -               | GND (Bank 1)      | -               |
| J14         | 1        | M0                           | M <sup>0</sup> | M0                           | M <sup>0</sup> | DX0               | DX <sup>0</sup> | JX0               | JX <sup>0</sup> |

## ispMACH 4000B (2.5V) Commercial Devices (Cont.)

| Device  | Part Number                   | Macrocells | Voltage | t <sub>PD</sub> | Package | Pin/Ball Count | I/O | Grade |
|---------|-------------------------------|------------|---------|-----------------|---------|----------------|-----|-------|
| LC4256B | LC4256B-3FT256AC              | 256        | 2.5     | 3               | ftBGA   | 256            | 128 | C     |
|         | LC4256B-5FT256AC              | 256        | 2.5     | 5               | ftBGA   | 256            | 128 | C     |
|         | LC4256B-75FT256AC             | 256        | 2.5     | 7.5             | ftBGA   | 256            | 128 | C     |
|         | LC4256B-3FT256BC              | 256        | 2.5     | 3               | ftBGA   | 256            | 160 | C     |
|         | LC4256B-5FT256BC              | 256        | 2.5     | 5               | ftBGA   | 256            | 160 | C     |
|         | LC4256B-75FT256BC             | 256        | 2.5     | 7.5             | ftBGA   | 256            | 160 | C     |
|         | LC4256B-3F256AC <sup>1</sup>  | 256        | 2.5     | 3               | fpBGA   | 256            | 128 | C     |
|         | LC4256B-5F256AC <sup>1</sup>  | 256        | 2.5     | 5               | fpBGA   | 256            | 128 | C     |
|         | LC4256B-75F256AC <sup>1</sup> | 256        | 2.5     | 7.5             | fpBGA   | 256            | 128 | C     |
|         | LC4256B-3F256BC <sup>1</sup>  | 256        | 2.5     | 3               | fpBGA   | 256            | 160 | C     |
|         | LC4256B-5F256BC <sup>1</sup>  | 256        | 2.5     | 5               | fpBGA   | 256            | 160 | C     |
|         | LC4256B-75F256BC <sup>1</sup> | 256        | 2.5     | 7.5             | fpBGA   | 256            | 160 | C     |
|         | LC4256B-3T176C                | 256        | 2.5     | 3               | TQFP    | 176            | 128 | C     |
|         | LC4256B-5T176C                | 256        | 2.5     | 5               | TQFP    | 176            | 128 | C     |
|         | LC4256B-75T176C               | 256        | 2.5     | 7.5             | TQFP    | 176            | 128 | C     |
|         | LC4256B-3T100C                | 256        | 2.5     | 3               | TQFP    | 100            | 64  | C     |
|         | LC4256B-5T100C                | 256        | 2.5     | 5               | TQFP    | 100            | 64  | C     |
|         | LC4256B-75T100C               | 256        | 2.5     | 7.5             | TQFP    | 100            | 64  | C     |
| LC4384B | LC4384B-35FT256C              | 384        | 2.5     | 3.5             | ftBGA   | 256            | 192 | C     |
|         | LC4384B-5FT256C               | 384        | 2.5     | 5               | ftBGA   | 256            | 192 | C     |
|         | LC4384B-75FT256C              | 384        | 2.5     | 7.5             | ftBGA   | 256            | 192 | C     |
|         | LC4384B-35F256C <sup>1</sup>  | 384        | 2.5     | 3.5             | fpBGA   | 256            | 192 | C     |
|         | LC4384B-5F256C <sup>1</sup>   | 384        | 2.5     | 5               | fpBGA   | 256            | 192 | C     |
|         | LC4384B-75F256C <sup>1</sup>  | 384        | 2.5     | 7.5             | fpBGA   | 256            | 192 | C     |
|         | LC4384B-35T176C               | 384        | 2.5     | 3.5             | TQFP    | 176            | 128 | C     |
|         | LC4384B-5T176C                | 384        | 2.5     | 5               | TQFP    | 176            | 128 | C     |
|         | LC4384B-75T176C               | 384        | 2.5     | 7.5             | TQFP    | 176            | 128 | C     |
| LC4512B | LC4512B-35FT256C              | 512        | 2.5     | 3.5             | ftBGA   | 256            | 208 | C     |
|         | LC4512B-5FT256C               | 512        | 2.5     | 5               | ftBGA   | 256            | 208 | C     |
|         | LC4512B-75FT256C              | 512        | 2.5     | 7.5             | ftBGA   | 256            | 208 | C     |
|         | LC4512B-35F256C <sup>1</sup>  | 512        | 2.5     | 3.5             | fpBGA   | 256            | 208 | C     |
|         | LC4512B-5F256C <sup>1</sup>   | 512        | 2.5     | 5               | fpBGA   | 256            | 208 | C     |
|         | LC4512B-75F256C <sup>1</sup>  | 512        | 2.5     | 7.5             | fpBGA   | 256            | 208 | C     |
|         | LC4512B-35T176C               | 512        | 2.5     | 3.5             | TQFP    | 176            | 128 | C     |
|         | LC4512B-5T176C                | 512        | 2.5     | 5               | TQFP    | 176            | 128 | C     |
|         | LC4512B-75T176C               | 512        | 2.5     | 7.5             | TQFP    | 176            | 128 | C     |

1. Use ftBGA package. fpBGA package devices have been discontinued via PCN#14A-07.

## ispMACH 4000V (3.3V) Commercial Devices (Cont.)

| Device  | Part Number                  | Macrocells | Voltage | t <sub>PD</sub> | Package | Pin/Ball Count | I/O | Grade |
|---------|------------------------------|------------|---------|-----------------|---------|----------------|-----|-------|
| LC4512V | LC4512V-35FT256C             | 512        | 3.3     | 3.5             | ftBGA   | 256            | 208 | C     |
|         | LC4512V-5FT256C              | 512        | 3.3     | 5               | ftBGA   | 256            | 208 | C     |
|         | LC4512V-75FT256C             | 512        | 3.3     | 7.5             | ftBGA   | 256            | 208 | C     |
|         | LC4512V-35F256C <sup>1</sup> | 512        | 3.3     | 3.5             | fpBGA   | 256            | 208 | C     |
|         | LC4512V-5F256C <sup>1</sup>  | 512        | 3.3     | 5               | fpBGA   | 256            | 208 | C     |
|         | LC4512V-75F256C <sup>1</sup> | 512        | 3.3     | 7.5             | fpBGA   | 256            | 208 | C     |
|         | LC4512V-35T176C              | 512        | 3.3     | 3.5             | TQFP    | 176            | 128 | C     |
|         | LC4512V-5T176C               | 512        | 3.3     | 5               | TQFP    | 176            | 128 | C     |
|         | LC4512V-75T176C              | 512        | 3.3     | 7.5             | TQFP    | 176            | 128 | C     |

1. Use ftBGA package. fpBGA package devices have been discontinued via PCN#14A-07.

## ispMACH 4000V (3.3V) Industrial Devices

| Family  | Part Number     | Macrocells | Voltage | t <sub>PD</sub> | Package | Pin/Ball Count | I/O | Grade |
|---------|-----------------|------------|---------|-----------------|---------|----------------|-----|-------|
| LC4032V | LC4032V-5T48I   | 32         | 3.3     | 5               | TQFP    | 48             | 32  | I     |
|         | LC4032V-75T48I  | 32         | 3.3     | 7.5             | TQFP    | 48             | 32  | I     |
|         | LC4032V-10T48I  | 32         | 3.3     | 10              | TQFP    | 48             | 32  | I     |
|         | LC4032V-5T44I   | 32         | 3.3     | 5               | TQFP    | 44             | 30  | I     |
|         | LC4032V-75T44I  | 32         | 3.3     | 7.5             | TQFP    | 44             | 30  | I     |
|         | LC4032V-10T44I  | 32         | 3.3     | 10              | TQFP    | 44             | 30  | I     |
| LC4064V | LC4064V-5T100I  | 64         | 3.3     | 5               | TQFP    | 100            | 64  | I     |
|         | LC4064V-75T100I | 64         | 3.3     | 7.5             | TQFP    | 100            | 64  | I     |
|         | LC4064V-10T100I | 64         | 3.3     | 10              | TQFP    | 100            | 64  | I     |
|         | LC4064V-5T48I   | 64         | 3.3     | 5               | TQFP    | 48             | 32  | I     |
|         | LC4064V-75T48I  | 64         | 3.3     | 7.5             | TQFP    | 48             | 32  | I     |
|         | LC4064V-10T48I  | 64         | 3.3     | 10              | TQFP    | 48             | 32  | I     |
|         | LC4064V-5T44I   | 64         | 3.3     | 5               | TQFP    | 44             | 30  | I     |
|         | LC4064V-75T44I  | 64         | 3.3     | 7.5             | TQFP    | 44             | 30  | I     |
|         | LC4064V-10T44I  | 64         | 3.3     | 10              | TQFP    | 44             | 30  | I     |
| LC4128V | LC4128V-5T144I  | 128        | 3.3     | 5               | TQFP    | 144            | 96  | I     |
|         | LC4128V-75T144I | 128        | 3.3     | 7.5             | TQFP    | 144            | 96  | I     |
|         | LC4128V-10T144I | 128        | 3.3     | 10              | TQFP    | 144            | 96  | I     |
|         | LC4128V-5T128I  | 128        | 3.3     | 5               | TQFP    | 128            | 92  | I     |
|         | LC4128V-75T128I | 128        | 3.3     | 7.5             | TQFP    | 128            | 92  | I     |
|         | LC4128V-10T128I | 128        | 3.3     | 10              | TQFP    | 128            | 92  | I     |
|         | LC4128V-5T100I  | 128        | 3.3     | 5               | TQFP    | 100            | 64  | I     |
|         | LC4128V-75T100I | 128        | 3.3     | 7.5             | TQFP    | 100            | 64  | I     |
|         | LC4128V-10T100I | 128        | 3.3     | 10              | TQFP    | 100            | 64  | I     |

## ispMACH 4000V (3.3V) Extended Temperature Devices

| Device  | Part Number     | Macrocells | Voltage | t <sub>PD</sub> | Package | Pin/Ball Count | I/O | Grade |
|---------|-----------------|------------|---------|-----------------|---------|----------------|-----|-------|
| LC4032V | LC4032V-75T48E  | 32         | 3.3     | 7.5             | TQFP    | 48             | 32  | E     |
|         | LC4032V-75T44E  | 32         | 3.3     | 7.5             | TQFP    | 44             | 30  | E     |
| LC4064V | LC4064V-75T100E | 64         | 3.3     | 7.5             | TQFP    | 100            | 64  | E     |
|         | LC4064V-75T48E  | 64         | 3.3     | 7.5             | TQFP    | 48             | 32  | E     |
|         | LC4064V-75T44E  | 64         | 3.3     | 7.5             | TQFP    | 44             | 30  | E     |
| LC4128V | LC4128V-75T144E | 128        | 3.3     | 7.5             | TQFP    | 144            | 96  | E     |
|         | LC4128V-75T128E | 128        | 3.3     | 7.5             | TQFP    | 128            | 92  | E     |
|         | LC4128V-75T100E | 128        | 3.3     | 7.5             | TQFP    | 100            | 64  | E     |
| LC4256V | LC4256V-75T176E | 256        | 3.3     | 7.5             | TQFP    | 176            | 128 | E     |
|         | LC4256V-75T144E | 256        | 3.3     | 7.5             | TQFP    | 144            | 96  | E     |
|         | LC4256V-75T100E | 256        | 3.3     | 7.5             | TQFP    | 100            | 64  | E     |

**ispMACH 4000C (1.8V) Lead-Free Commercial Devices (Cont.)**

| Device  | Part Number                   | Macrocells | Voltage | t <sub>PD</sub> | Package         | Pin/Ball Count | I/O | Grade |
|---------|-------------------------------|------------|---------|-----------------|-----------------|----------------|-----|-------|
| LC4512C | LC4512C-35FTN256C             | 512        | 1.8     | 3.5             | Lead-free ftBGA | 256            | 208 | C     |
|         | LC4512C-5FTN256C              | 512        | 1.8     | 5               | Lead-free ftBGA | 256            | 208 | C     |
|         | LC4512C-75FTN256C             | 512        | 1.8     | 7.5             | Lead-free ftBGA | 256            | 208 | C     |
|         | LC4512C-35FN256C <sup>1</sup> | 512        | 1.8     | 3.5             | Lead-free fpBGA | 256            | 208 | C     |
|         | LC4512C-5FN256C <sup>1</sup>  | 512        | 1.8     | 5               | Lead-free fpBGA | 256            | 208 | C     |
|         | LC4512C-75FN256C <sup>1</sup> | 512        | 1.8     | 7.5             | Lead-free fpBGA | 256            | 208 | C     |
|         | LC4512C-35TN176C              | 512        | 1.8     | 3.5             | Lead-free TQFP  | 176            | 128 | C     |
|         | LC4512C-5TN176C               | 512        | 1.8     | 5               | Lead-free TQFP  | 176            | 128 | C     |
|         | LC4512C-75TN176C              | 512        | 1.8     | 7.5             | Lead-free TQFP  | 176            | 128 | C     |

1. Use ftBGA package. fpBGA package devices have been discontinued via PCN#14A-07.

**ispMACH 4000C (1.8V) Lead-Free Industrial Devices**

| Device  | Part Number      | Macrocells | Voltage | t <sub>PD</sub> | Package        | Pin/Ball Count | I/O | Grade |
|---------|------------------|------------|---------|-----------------|----------------|----------------|-----|-------|
| LC4032C | LC4032C-5TN48I   | 32         | 1.8     | 5               | Lead-free TQFP | 48             | 32  | I     |
|         | LC4032C-75TN48I  | 32         | 1.8     | 7.5             | Lead-free TQFP | 48             | 32  | I     |
|         | LC4032C-10TN48I  | 32         | 1.8     | 10              | Lead-free TQFP | 48             | 32  | I     |
|         | LC4032C-5TN44I   | 32         | 1.8     | 5               | Lead-free TQFP | 44             | 30  | I     |
|         | LC4032C-75TN44I  | 32         | 1.8     | 7.5             | Lead-free TQFP | 44             | 30  | I     |
|         | LC4032C-10TN44I  | 32         | 1.8     | 10              | Lead-free TQFP | 44             | 30  | I     |
| LC4064C | LC4064C-5TN100I  | 64         | 1.8     | 5               | Lead-free TQFP | 100            | 64  | I     |
|         | LC4064C-75TN100I | 64         | 1.8     | 7.5             | Lead-free TQFP | 100            | 64  | I     |
|         | LC4064C-10TN100I | 64         | 1.8     | 10              | Lead-free TQFP | 100            | 64  | I     |
|         | LC4064C-5TN48I   | 64         | 1.8     | 5               | Lead-free TQFP | 48             | 32  | I     |
|         | LC4064C-75TN48I  | 64         | 1.8     | 7.5             | Lead-free TQFP | 48             | 32  | I     |
|         | LC4064C-10TN48I  | 64         | 1.8     | 10              | Lead-free TQFP | 48             | 32  | I     |
|         | LC4064C-5TN44I   | 64         | 1.8     | 5               | Lead-free TQFP | 44             | 30  | I     |
|         | LC4064C-75TN44I  | 64         | 1.8     | 5               | Lead-free TQFP | 44             | 30  | I     |
|         | LC4064C-10TN44I  | 64         | 1.8     | 10              | Lead-free TQFP | 44             | 30  | I     |
| LC4128C | LC4128C-5TN128I  | 128        | 1.8     | 5               | Lead-free TQFP | 128            | 92  | I     |
|         | LC4128C-75TN128I | 128        | 1.8     | 7.5             | Lead-free TQFP | 128            | 92  | I     |
|         | LC4128C-10TN128I | 128        | 1.8     | 10              | Lead-free TQFP | 128            | 92  | I     |
|         | LC4128C-5TN100I  | 128        | 1.8     | 5               | Lead-free TQFP | 100            | 64  | I     |
|         | LC4128C-75TN100I | 128        | 1.8     | 7.5             | Lead-free TQFP | 100            | 64  | I     |
|         | LC4128C-10TN100I | 128        | 1.8     | 10              | Lead-free TQFP | 100            | 64  | I     |

**ispMACH 4000B (2.5V) Lead-Free Commercial Devices (Cont.)**

| Device  | Part Number                   | Macrocells | Voltage | t <sub>PD</sub> | Package         | Pin/Ball Count | I/O | Grade |
|---------|-------------------------------|------------|---------|-----------------|-----------------|----------------|-----|-------|
| LC4384B | LC4384B-35FTN256C             | 384        | 2.5     | 3.5             | Lead-Free ftBGA | 256            | 192 | C     |
|         | LC4384B-5FTN256C              | 384        | 2.5     | 5               | Lead-Free ftBGA | 256            | 192 | C     |
|         | LC4384B-75FTN256C             | 384        | 2.5     | 7.5             | Lead-Free ftBGA | 256            | 192 | C     |
|         | LC4384B-35FN256C <sup>1</sup> | 384        | 2.5     | 3.5             | Lead-Free fpBGA | 256            | 192 | C     |
|         | LC4384B-5FN256C <sup>1</sup>  | 384        | 2.5     | 5               | Lead-Free fpBGA | 256            | 192 | C     |
|         | LC4384B-75FN256C <sup>1</sup> | 384        | 2.5     | 7.5             | Lead-Free fpBGA | 256            | 192 | C     |
|         | LC4384B-35TN176C              | 384        | 2.5     | 3.5             | Lead-Free TQFP  | 176            | 128 | C     |
|         | LC4384B-5TN176C               | 384        | 2.5     | 5               | Lead-Free TQFP  | 176            | 128 | C     |
|         | LC4384B-75TN176C              | 384        | 2.5     | 7.5             | Lead-Free TQFP  | 176            | 128 | C     |
| LC4512B | LC4512B-35FTN256C             | 512        | 2.5     | 3.5             | Lead-Free ftBGA | 256            | 208 | C     |
|         | LC4512B-5FTN256C              | 512        | 2.5     | 5               | Lead-Free ftBGA | 256            | 208 | C     |
|         | LC4512B-75FTN256C             | 512        | 2.5     | 7.5             | Lead-Free ftBGA | 256            | 208 | C     |
|         | LC4512B-35FN256C <sup>1</sup> | 512        | 2.5     | 3.5             | Lead-Free fpBGA | 256            | 208 | C     |
|         | LC4512B-5FN256C <sup>1</sup>  | 512        | 2.5     | 5               | Lead-Free fpBGA | 256            | 208 | C     |
|         | LC4512B-75FN256C <sup>1</sup> | 512        | 2.5     | 7.5             | Lead-Free fpBGA | 256            | 208 | C     |
|         | LC4512B-35TN176C              | 512        | 2.5     | 3.5             | Lead-Free TQFP  | 176            | 128 | C     |
|         | LC4512B-5TN176C               | 512        | 2.5     | 5               | Lead-Free TQFP  | 176            | 128 | C     |
|         | LC4512B-75TN176C              | 512        | 2.5     | 7.5             | Lead-Free TQFP  | 176            | 128 | C     |

1. Use ftBGA package. fpBGA package devices have been discontinued via PCN#14A-07.

**ispMACH 4000B (2.5V) Lead-Free Industrial Devices**

| Device  | Part Number      | Macrocells | Voltage | t <sub>PD</sub> | Package        | Pin/Ball Count | I/O | Grade |
|---------|------------------|------------|---------|-----------------|----------------|----------------|-----|-------|
| LC4032B | LC4032B-5TN48I   | 32         | 2.5     | 5               | Lead-Free TQFP | 48             | 32  | I     |
|         | LC4032B-75TN48I  | 32         | 2.5     | 7.5             | Lead-Free TQFP | 48             | 32  | I     |
|         | LC4032B-10TN48I  | 32         | 2.5     | 10              | Lead-Free TQFP | 48             | 32  | I     |
|         | LC4032B-5TN44I   | 32         | 2.5     | 5               | Lead-Free TQFP | 44             | 30  | I     |
|         | LC4032B-75TN44I  | 32         | 2.5     | 7.5             | Lead-Free TQFP | 44             | 30  | I     |
|         | LC4032B-10TN44I  | 32         | 2.5     | 10              | Lead-Free TQFP | 44             | 30  | I     |
| LC4064B | LC4064B-5TN100I  | 64         | 2.5     | 5               | Lead-Free TQFP | 100            | 64  | I     |
|         | LC4064B-75TN100I | 64         | 2.5     | 7.5             | Lead-Free TQFP | 100            | 64  | I     |
|         | LC4064B-10TN100I | 64         | 2.5     | 10              | Lead-Free TQFP | 100            | 64  | I     |
|         | LC4064B-5TN48I   | 64         | 2.5     | 5               | Lead-Free TQFP | 48             | 32  | I     |
|         | LC4064B-75TN48I  | 64         | 2.5     | 7.5             | Lead-Free TQFP | 48             | 32  | I     |
|         | LC4064B-10TN48I  | 64         | 2.5     | 10              | Lead-Free TQFP | 48             | 32  | I     |
|         | LC4064B-5TN44I   | 64         | 2.5     | 5               | Lead-Free TQFP | 44             | 30  | I     |
|         | LC4064B-75TN44I  | 64         | 2.5     | 7.5             | Lead-Free TQFP | 44             | 30  | I     |
|         | LC4064B-10TN44I  | 64         | 2.5     | 10              | Lead-Free TQFP | 44             | 30  | I     |