

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, LVD, POR, PWM, WDT
Number of I/O	41
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 14x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mkl05z16vlf4

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1 Ordering parts

1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to www.freescale.com and perform a part number search for the following device numbers: PKL05 and MKL05

2 Part identification

2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

2.2 Format

Part numbers for this device have the following format:

Q KL## A FFF R T PP CC N

2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	 M = Fully qualified, general market flow P = Prequalification
KL##	Kinetis family	• KL05
A	Key attribute	• Z = Cortex-M0+
FFF	Program flash memory size	 8 = 8 KB 16 = 16 KB 32 = 32 KB
R	Silicon revision	 (Blank) = Main A = Revision after main

Table continues on the next page ...

3.2 Definition: Operating behavior

An *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

3.2.1 Example

This is an example of an operating behavior, which is guaranteed if you meet the accompanying operating requirements:

Symbol	Description	Min.	Max.	Unit
	Digital I/O weak pullup/ pulldown current	10	130	μA

3.3 Definition: Attribute

An *attribute* is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

3.3.1 Example


This is an example of an attribute:

Symbol	Description	Min.	Max.	Unit
CIN_D	Input capacitance: digital pins	—	7	pF

3.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:

- Operating ratings apply during operation of the chip.
- *Handling ratings* apply when the chip is not powered.



3.9 Typical Value Conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Symbol	Description	Value	Unit
T _A	Ambient temperature	25	C°
V _{DD}	3.3 V supply voltage	3.3	V

4 Ratings

4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T _{STG}	Storage temperature	-55	150	°C	1
T _{SDR}	Solder temperature, lead-free	_	260	°C	2


1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.

2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

General

5.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.



The midpoint is V_{IL} + $(V_{IH} - V_{IL})/2$.

Figure 1. Input signal measurement reference

All digital I/O switching characteristics, unless otherwise specified, assume:

- 1. output pins
 - have $C_L=30$ pF loads,
 - are slew rate disabled, and
 - are normal drive strength

5.2 Nonswitching electrical specifications

5.2.1 Voltage and current operating requirements

Table 1. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
V _{DD}	Supply voltage	1.71	3.6	V	
V _{DDA}	Analog supply voltage	1.71	3.6	V	
$V_{DD} - V_{DDA}$	V _{DD} -to-V _{DDA} differential voltage	-0.1	0.1	V	
$V_{\rm SS} - V_{\rm SSA}$	V _{SS} -to-V _{SSA} differential voltage	-0.1	0.1	V	
V _{IH}	Input high voltage				
	• $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}$	$0.7 \times V_{DD}$	—	V	
	• $1.7 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$	$0.75 \times V_{DD}$	_	V	
V _{IL}	Input low voltage				
	• $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}$	_	$0.35 \times V_{DD}$	V	
	• $1.7 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$	_	$0.3 \times V_{DD}$	V	
V _{HYS}	Input hysteresis	$0.06 \times V_{DD}$	—	V	

Table continues on the next page...

General

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I _{DD_VLLS0}	Very-low-leakage stop mode 0 current (SMC_STOPCTRL[PORPO] = 0) • at 3.0 V					
	• at 25 °C					
	• at 50 °C	-	449.6	959.2	nA	
	• at 70 °C	—	1200	12155.08		
	• at 85 °C	_	2900	15323.29		
	• at 105 °C	_	5900	16384.55		
		_	14800	26773.45		
I _{DD_VLLS0}	Very-low-leakage stop mode 0 current (SMC_STOPCTRL[PORPO] = 1) • at 3.0 V					5
	• at 25 °C					
	• at 50 °C	—	221.7	894.24	nA	
	• at 70 °C	—	1000	3784.55		
	• at 85 °C	-	2600	12018.39		
	• at 105 °C	-	5600	18722.23		
		_	14400	24665.06		

Table 5. Power consumption operating behaviors (continued)

- 1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
- 2. MCG configured for FEI mode.
- 3. Incremental current consumption from peripheral activity is not included.
- 4. MCG configured for BLPI mode.
- 5. No brownout

Table 6.	Low power mode	peripheral adders -	 typical value
----------	----------------	---------------------	-----------------------------------

Symbol	Description		Temperature (°C)				Unit	
		-40	25	50	70	85	105	
I _{IREFSTEN4MHz}	4 MHz internal reference clock (IRC) adder. Measured by entering STOP or VLPS mode with 4 MHz IRC enabled.	56	56	56	56	56	56	μA
IIREFSTEN32KHz	32 kHz internal reference clock (IRC) adder. Measured by entering STOP mode with the 32 kHz IRC enabled.	52	52	52	52	52	52	μA
I _{EREFSTEN4MHz}	External 4 MHz crystal clock adder. Measured by entering STOP or VLPS mode with the crystal enabled.	206	228	237	245	251	258	uA

Table continues on the next page...

5.3 Switching specifications

5.3.1 Device clock specifications

Symbol	Description	Min.	Max.	Unit	Notes
	Normal run mod	e	•		
f _{SYS}	System and core clock	_	48	MHz	
f _{BUS}	Bus clock	_	24	MHz	
f _{FLASH}	Flash clock	_	24	MHz	
f _{LPTMR}	LPTMR clock	—	24	MHz	
	VLPR mode ¹				
f _{SYS}	System and core clock	_	4	MHz	
f _{BUS}	Bus clock	_	1	MHz	
f _{FLASH}	Flash clock	_	1	MHz	
f _{LPTMR}	LPTMR clock	_	24	MHz	
f _{ERCLK}	External reference clock	_	16	MHz	
f _{LPTMR_pin}	LPTMR clock	_	24	MHz	
f _{LPTMR_ERCL} K	LPTMR external reference clock	—	16	MHz	
f _{osc_hi_2}	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	_	16	MHz	
f _{TPM}	TPM asynchronous clock	—	8	MHz	
f _{UART0}	UART0 asynchronous clock	_	8	MHz	

1. The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.

5.3.2 General Switching Specifications

These general purpose specifications apply to all signals configured for GPIO, UART, and I²C signals.

Symbol	Description	Min.	Max.	Unit	Notes
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	_	Bus clock cycles	1
	External RESET and NMI pin interrupt pulse width — Asynchronous path	100	_	ns	2
	GPIO pin interrupt pulse width — Asynchronous path	16	—	ns	2
	Port rise and fall time				3
		—	36	ns	

Symbol	Description		Min.	Тур.	Max.	Unit	Notes
∆f _{dco_t}		rimmed average DCO output ed voltage and temperature	—	± 0.4	± 1.5	%f _{dco}	1, 2
f _{intf_ft}		frequency (fast clock) — nominal V _{DD} and 25 °C	_	4	_	MHz	
∆f _{intf_ft}	(fast clock) over te	equency deviation of internal reference clock st clock) over temperature and voltage — story trimmed at nominal V _{DD} and 25 °C			± 3	%f _{intf_ft}	2
f _{intf_t}		rnal reference frequency (fast clock) — user med at nominal $V_{\rm DD}$ and 25 $^{\circ}{\rm C}$		—	5	MHz	
f _{loc_low}	Loss of external clo RANGE = 00	oss of external clock minimum frequency — ANGE = 00		—	_	kHz	
f _{loc_high}		oss of external clock minimum frequency — RANGE = 01, 10, or 11			_	kHz	
		F	LL				
f _{fll_ref}	FLL reference freq	luency range	31.25	_	39.0625	kHz	
f _{dco}	DCO output frequency range	Low range (DRS = 00) 640 × f _{fll_ref}	20	20.97	25	MHz	3, 4
		Mid range (DRS = 01) 1280 × f _{fll_ref}	40	41.94	48	MHz	
f _{dco_t_DMX32}	DCO output frequency	Low range (DRS = 00) 732 × f _{fll_ref}	_	23.99	_	MHz	5, 6
	$\frac{1}{1464 \times f_{fil_ref}}$		-	47.97	_	MHz	
J _{cyc_fll}	FLL period jitter • f _{VCO} = 48 Mł		-	180	-	ps	7
t _{fll_acquire}	FLL target frequen	cy acquisition time		_	1	ms	8

Table 11. MCG specifications (continued)

- 1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
- 2. The deviation is relative to the factory trimmed frequency at nominal V_{DD} and 25 °C, f_{ints_ft}.
- 3. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32 = 0.
- The resulting system clock frequencies must not exceed their maximum specified values. The DCO frequency deviation (Δf_{dco_t}) over voltage and temperature must be considered.
- 5. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32 = 1.
- 6. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
- 7. This specification is based on standard deviation (RMS) of period or frequency.
- 8. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

6.3.2 Oscillator electrical specifications

This section provides the electrical characteristics of the module.

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{pp} ⁵	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)	—	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)		V _{DD}	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0)	—	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1)	_	V _{DD}		V	

 Table 12.
 Oscillator DC electrical specifications (continued)

- 1. V_{DD}=3.3 V, Temperature =25 °C
- 2. See crystal or resonator manufacturer's recommendation
- 3. C_x,C_y can be provided by using the integrated capacitors when the low frequency oscillator (RANGE = 00) is used. For all other cases external capacitors must be used.
- 4. When low power mode is selected, R_F is integrated and must not be attached externally.
- 5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

6.3.2.2 Oscillator frequency specifications

Table 13. Oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f _{osc_lo}	Oscillator crystal or resonator frequency — low frequency mode (MCG_C2[RANGE]=00)	32	-	40	kHz	
f _{osc_hi_1}	Oscillator crystal or resonator frequency — high frequency mode (low range) (MCG_C2[RANGE]=01)	3	_	8	MHz	
f _{osc_hi_2}	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	8	—	32	MHz	
f _{ec_extal}	Input clock frequency (external clock mode)	—	—	48	MHz	1, 2
t _{dc_extal}	Input clock duty cycle (external clock mode)	40	50	60	%	
t _{cst}	Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)	_		-	ms	3, 4
	Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)	_		-	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)	_	0.6	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1)	—	1	—	ms	

- 1. Other frequency limits may apply when external clock is being used as a reference for the FLL or PLL.
- 2. When transitioning from FBE to FEI mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.

2. Maximum times for erase parameters based on expectations at cycling end-of-life.

6.4.1.3 Flash high voltage current behaviors Table 16. Flash high voltage current behaviors

Symbol	Description	Min.	Тур.	Max.	Unit
I _{DD_PGM}	Average current adder during high voltage flash programming operation	—	2.5	6.0	mA
I _{DD_ERS}	Average current adder during high voltage flash erase operation		1.5	4.0	mA

6.4.1.4 Reliability specifications

Table 17. NVM reliability specifications

Symbol	Description	Min.	Typ. ¹	Max.	Unit	Notes
	Progra	n Flash	-	-		
t _{nvmretp10k}	Data retention after up to 10 K cycles	5	50	—	years	
t _{nvmretp1k}	Data retention after up to 1 K cycles	20	100	_	years	
n _{nvmcycp}	Cycling endurance	10 K	50 K	_	cycles	2

 Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25°C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.

2. Cycling endurance represents number of program/erase cycles at -40°C \leq T_i \leq 125°C.

6.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

6.6 Analog

6.6.1 ADC electrical specifications

All ADC channels meet the 12-bit single-ended accuracy specifications.





Figure 6. ADC input impedance equivalency diagram

6.6.1.2 12-bit ADC electrical characteristics Table 19. 12-bit ADC characteristics (V_{REFH} = V_{DDA}, V_{REFL} = V_{SSA})

Symbol	Description	Conditions ¹	Min.	Typ. ²	Max.	Unit	Notes
I _{DDA_ADC}	Supply current		0.215	—	1.7	mA	3
	ADC	• ADLPC = 1, ADHSC = 0	1.2	2.4	3.9	MHz	t _{ADACK} = 1/
	asynchronous clock source	• ADLPC = 1, ADHSC = 1	2.4	4.0	6.1	MHz	f _{ADACK}
f _{ADACK}		• ADLPC = 0, ADHSC = 0	3.0	5.2	7.3	MHz	
		• ADLPC = 0, ADHSC = 1	4.4	6.2	9.5	MHz	
	Sample Time	See Reference Manual chapter	for sample t	imes	1		
TUE	Total unadjusted	12-bit modes	—	±4	±6.8	LSB ⁴	5
	error	 <12-bit modes 	—	±1.4	±2.1		
DNL	Differential non-	12-bit modes		±0.7	-1.1 to +1.9	LSB ⁴	5
	linearity				-0.3 to 0.5		
		 <12-bit modes 	_	±0.2			
INL	Integral non-	12-bit modes	—	±1.0	-2.7 to +1.9	LSB ⁴	5
	linearity				-0.7 to +0.5		
		 <12-bit modes 	—	±0.5			
E _{FS}	Full-scale error	12-bit modes	—	-4	-5.4	LSB ⁴	V _{ADIN} =
		 <12-bit modes 	—	-1.4	-1.8		V _{DDA}
							5

Table continues on the next page...








Figure 9. Typical hysteresis vs. Vin level (V_{DD} = 3.3 V, PMODE = 1)

6.6.3 12-bit DAC electrical characteristics

6.6.3.1 12-bit DAC operating requirements Table 21. 12-bit DAC operating requirements

Symbol	Desciption	Max.	Unit	Notes	
V _{DDA}	Supply voltage		3.6	V	
V _{DACR}	Reference voltage	1.13	3.6	V	1
T _A	Temperature		emperature he device	°C	
CL	Output load capacitance	— 100		pF	2
١L	Output load current		1	mA	

1. The DAC reference can be selected to be V_{DDA} or the voltage output of the VREF module (VREF_OUT)

2. A small load capacitance (47 pF) can improve the bandwidth performance of the DAC

6.6.3.2 12-bit DAC operating behaviors Table 22. 12-bit DAC operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I _{DDA_DACL}	Supply current — low-power mode		—	250	μΑ	
I _{DDA_DACH} P	Supply current — high-speed mode	_	—	900	μΑ	
t _{DACLP}	Full-scale settling time (0x080 to 0xF7F) — low-power mode		100	200	μs	1
t _{DACHP}	Full-scale settling time (0x080 to 0xF7F) — high-power mode	_	15	30	μs	1
t _{CCDACLP}	Code-to-code settling time (0xBF8 to 0xC08) — low-power mode and high-speed mode	—	0.7	1	μs	1
V _{dacoutl}	DAC output voltage range low — high-speed mode, no load, DAC set to 0x000	_	—	100	mV	
V _{dacouth}	DAC output voltage range high — high- speed mode, no load, DAC set to 0xFFF	V _{DACR} -100	—	V _{DACR}	mV	
INL	Integral non-linearity error — high speed mode	_	—	±8	LSB	2
DNL	Differential non-linearity error — $V_{DACR} > 2$ V	_	—	±1	LSB	3
DNL	Differential non-linearity error — V _{DACR} = VREF_OUT	_	—	±1	LSB	4
V _{OFFSET}	Offset error	_	±0.4	±0.8	%FSR	5
E _G	Gain error	_	±0.1	±0.6	%FSR	5
PSRR	Power supply rejection ratio, $V_{DDA} \ge 2.4 \text{ V}$	60	—	90	dB	
T _{CO}	Temperature coefficient offset voltage	—	3.7	—	μV/C	6
T_{GE}	Temperature coefficient gain error	—	0.000421	—	%FSR/C	
Rop	Output resistance load = 3 k Ω	—	—	250	Ω	
SR	Slew rate -80h \rightarrow F7Fh \rightarrow 80h				V/µs	
	 High power (SP_{HP}) 	1.2	1.7	—		
	 Low power (SP_{LP}) 	0.05	0.12	—		
BW	3dB bandwidth				kHz	
	• High power (SP _{HP})	550	_	_		
	• Low power (SP _{LP})	40	_	_		

1. Settling within ±1 LSB

- 2. The INL is measured for 0 + 100 mV to V_{DACR} –100 mV
- 3. The DNL is measured for 0 + 100 mV to V_{DACR} –100 mV
- 4. The DNL is measured for 0 + 100 mV to V_{DACR} –100 mV with V_{DDA} > 2.4 V
- 5. Calculated by a best fit curve from V_{SS} + 100 mV to V_{DACR} 100 mV
- V_{DDA} = 3.0 V, reference select set for V_{DDA} (DACx_CO:DACRFS = 1), high power mode (DACx_CO:LPEN = 0), DAC set to 0x800, temperature range is across the full range of the device

Peripheral operating requirements and behaviors

All timing is shown with respect to $20\% V_{DD}$ and $80\% V_{DD}$ thresholds, unless noted, as well as input signal transitions of 3 ns and a 30 pF maximum load on all SPI pins.

Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f _{op}	Frequency of operation	f _{periph} /2048	f _{periph} /2	Hz	1
2	t _{SPSCK}	SPSCK period	2 x t _{periph}	2048 x	ns	2
				t _{periph}		
3	t _{Lead}	Enable lead time	1/2	—	t _{SPSCK}	_
4	t _{Lag}	Enable lag time	1/2	_	t _{SPSCK}	—
5	t _{WSPSCK}	Clock (SPSCK) high or low time	t _{periph} - 30	1024 x	ns	—
				t _{periph}		
6	t _{SU}	Data setup time (inputs)	16	_	ns	—
7	t _{HI}	Data hold time (inputs)	0	_	ns	—
8	t _v	Data valid (after SPSCK edge)	_	10	ns	—
9	t _{HO}	Data hold time (outputs)	0	_	ns	—
10	t _{RI}	Rise time input	—	t _{periph} - 25	ns	—
	t _{FI}	Fall time input				
11	t _{RO}	Rise time output	—	25	ns	—
	t _{FO}	Fall time output				

Table 23. SPI master mode timing on slew rate disabled pads

- 1. For SPI0 f_{periph} is the bus clock (f_{BUS}).
- 2. $t_{periph} = 1/f_{periph}$


Table 24. SPI master mode timing on slew rate enabled pads

Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f _{op}	Frequency of operation	f _{periph} /2048	f _{periph} /2	Hz	1
2	t _{SPSCK}	SPSCK period	2 x t _{periph}	2048 x t _{periph}	ns	2
3	t _{Lead}	Enable lead time	1/2		t _{SPSCK}	-
4	t _{Lag}	Enable lag time	1/2	—	t _{SPSCK}	-
5	twspsck	Clock (SPSCK) high or low time	t _{periph} - 30	1024 x t _{periph}	ns	-
6	t _{SU}	Data setup time (inputs)	96	_	ns	_
7	t _{HI}	Data hold time (inputs)	0		ns	_
8	t _v	Data valid (after SPSCK edge)	—	52	ns	_
9	t _{HO}	Data hold time (outputs)	0	_	ns	_
10	t _{RI}	Rise time input	—	t _{periph} - 25	ns	_
	t _{FI}	Fall time input				
11	t _{RO}	Rise time output	_	36	ns	_
	t _{FO}	Fall time output				

1. For SPI0 f_{periph} is the bus clock (f_{\text{BUS}}).


2. $t_{periph} = 1/f_{periph}$

Peripheral operating requirements and behaviors



1. If configured as an output.

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.





1.If configured as output

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 13. SPI master mode timing (CPHA = 1)

Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f _{op}	Frequency of operation	0	f _{periph} /4	Hz	1
2	t _{SPSCK}	SPSCK period	4 x t _{periph}	_	ns	2
3	t _{Lead}	Enable lead time	1	—	t _{periph}	—
4	t _{Lag}	Enable lag time	1	_	t _{periph}	—
5	t _{WSPSCK}	Clock (SPSCK) high or low time	t _{periph} - 30		ns	—

Table continues on the next page...

Peripheral operating requirements and behaviors

Num.	Symbol	Description	Min.	Max.	Unit	Note
6	t _{SU}	Data setup time (inputs)	2	—	ns	_
7	t _{HI}	Data hold time (inputs)	7	_	ns	_
8	t _a	Slave access time	—	t _{periph}	ns	3
9	t _{dis}	Slave MISO disable time	—	t _{periph}	ns	4
10	t _v	Data valid (after SPSCK edge)	—	22	ns	_
11	t _{HO}	Data hold time (outputs)	0	—	ns	_
12	t _{RI}	Rise time input	—	t _{periph} - 25	ns	—
	t _{FI}	Fall time input				
13	t _{RO} Rise time output		—	25	ns	—
	t _{FO}	Fall time output				

Table 25. SPI slave mode timing on slew rate disabled pads (continued)

1. For SPI0 f_{periph} is the bus clock (f_{BUS}).

- 2. $t_{periph} = 1/f_{periph}$ 3. Time to data active from high-impedance state
- 4. Hold time to high-impedance state

Table 26. SPI slave mode timing on slew rate enabled pads

Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f _{op}	Frequency of operation	0	f _{periph} /4	Hz	1
2	t _{SPSCK}	SPSCK period	4 x t _{periph}	—	ns	2
3	t _{Lead}	Enable lead time	1	_	t _{periph}	_
4	t _{Lag}	Enable lag time	1	_	t _{periph}	_
5	t _{WSPSCK}	Clock (SPSCK) high or low time	t _{periph} - 30	_	ns	_
6	t _{SU}	Data setup time (inputs)	2	_	ns	—
7	t _{HI}	Data hold time (inputs)	7	_	ns	_
8	t _a	Slave access time		t _{periph}	ns	3
9	t _{dis}	Slave MISO disable time	_	t _{periph}	ns	4
10	t _v	Data valid (after SPSCK edge)	_	122	ns	_
11	t _{HO}	Data hold time (outputs)	0	_	ns	_
12	t _{RI}	Rise time input	_	t _{periph} - 25	ns	_
	t _{FI}	Fall time input				
13	t _{RO}	Rise time output	_	36	ns	_
	t _{FO}	Fall time output				

1. For SPI0 f_{periph} is the bus clock (f_{\text{BUS}}).

- 2. $t_{periph} = 1/f_{periph}$
- 3. Time to data active from high-impedance state
- 4. Hold time to high-impedance state

6.9 Human-machine interfaces (HMI)

6.9.1 TSI electrical specifications

Table 27. TSI electrical specifications

Symbol	Description	Min.	Туре	Max	Unit
TSI_RUNF	Fixed power consumption in run mode	—	100	—	μA
TSI_RUNV	Variable power consumption in run mode (depends on oscillator's current selection)	1.0	-	128	μA
TSI_EN	EN Power consumption in enable mode		100	—	μA
TSI_DIS	Power consumption in disable mode	_	1.2		μΑ
TSI_TEN	TSI analog enable time	—	66	—	μs
TSI_CREF	CREF TSI reference capacitor		1.0	—	pF
TSI_DVOLT	SI_DVOLT Voltage variation of VP & VM around nominal values		—	1.03	V

7 Dimensions

7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to www.freescale.com and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
24-pin QFN	98ASA00474D
32-pin QFN	98ASA00473D
32-pin LQFP	98ASH70029A
48-pin LQFP	98ASH00962A

8 Pinout

48 LQFP	32 QFN	32 LQFP	24 QFN	Pin Name	Default	ALTO	ALT1	ALT2	ALT3
25	17	17	13	PTB1/ IRQ_9	ADC0_SE5/ TSI0_IN3/ DAC0_OUT/ CMP0_IN3	ADC0_SE5/ TSI0_IN3/ DAC0_OUT/ CMP0_IN3	PTB1/ IRQ_9	UARTO_TX	UARTO_RX
26	18	18	14	PTB2/ IRQ_10/ LLWU_P5	ADC0_SE4/ TSI0_IN2	ADC0_SE4/ TSI0_IN2	PTB2/ IRQ_10/ LLWU_P5	UART0_RX	UARTO_TX
27	19	19	15	PTA8	ADC0_SE3/ TSI0_IN1	ADC0_SE3/ TSI0_IN1	PTA8		
28	20	20	16	PTA9	ADC0_SE2/ TSI0_IN0	ADC0_SE2/ TSI0_IN0	PTA9		
29	-	—	-	PTB20	DISABLED	DISABLED	PTB20		
30	-	-	-	VSS	VSS	VSS			
31	-	-	-	VDD	VDD	VDD			
32	-	-	-	PTB14/ IRQ_11	DISABLED	DISABLED	PTB14/ IRQ_11	EXTRG_IN	
33	21	21	-	PTA10/ IRQ_12	DISABLED	TSIO_IN11	PTA10/ IRQ_12		
34	22	22	-	PTA11/ IRQ_13	DISABLED	TSIO_IN10	PTA11/ IRQ_13		
35	23	23	17	PTB3/ IRQ_14	DISABLED	DISABLED	PTB3/ IRQ_14	I2C0_SCL	UART0_TX
36	24	24	18	PTB4/ IRQ_15/ LLWU_P6	DISABLED	DISABLED	PTB4/ IRQ_15/ LLWU_P6	I2C0_SDA	UARTO_RX
37	25	25	19	PTB5/ IRQ_16	NMI_b	ADC0_SE1/ CMP0_IN1	PTB5/ IRQ_16	TPM1_CH1	NMI_b
38	26	26	20	PTA12/ IRQ_17/ LPTMR0_ALT2	ADC0_SE0/ CMP0_IN0	ADC0_SE0/ CMP0_IN0	PTA12/ IRQ_17/ LPTMR0_ALT2	TPM1_CH0	TPM_CLKIN0
39	27	27	-	PTA13	TSI0_IN9	TSI0_IN9	PTA13		
40	28	28	_	PTB12	TSI0_IN8	TSI0_IN8	PTB12		
41	-	-	-	PTA19	DISABLED	DISABLED	PTA19		SPI0_SS_b
42	-	-	-	PTB15	DISABLED	DISABLED	PTB15	SPI0_MOSI	SPI0_MISO
43	-	-	-	PTB16	DISABLED	DISABLED	PTB16	SPI0_MISO	SPI0_MOSI
44	-	-	-	PTB17	DISABLED	DISABLED	PTB17	TPM_CLKIN1	SPI0_SCK
45	29	29	21	PTB13	ADC0_SE13	ADC0_SE13	PTB13	TPM1_CH1	RTC_CLKOUT
46	30	30	22	PTA0/ IRQ_0/ LLWU_P7	SWD_CLK	ADC0_SE12/ CMP0_IN2	PTA0/ IRQ_0/ LLWU_P7	TPM1_CH0	SWD_CLK
47	31	31	23	PTA1/ IRQ_1/ LPTMR0_ALT1	RESET_b	DISABLED	PTA1/ IRQ_1/ LPTMR0_ALT1	TPM_CLKIN0	RESET_b
48	32	32	24	PTA2	SWD_DIO	DISABLED	PTA2	CMP0_OUT	SWD_DIO




Figure 17. KL05 32-pin LQFP pinout diagram




Figure 19. KL05 24-pin QFN pinout diagram

9 Revision History

The following table provides a revision history for this document.

Rev. No.	Date	Substantial Changes
1	7/2012	Initial NDA release.
2	9/2012	Initial public release.
3	11/2012	Completed all the TBDs.

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductors products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claims alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-complaint and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

 $\label{eq:FreescaleTM} Freescale TM and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.$

© 2012 Freescale Semiconductor, Inc.





Document Number: KL05P48M48SF1 Rev. 3, 11/29/2012