

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, LVD, POR, PWM, WDT
Number of I/O	41
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 14x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mkl05z32vlf4

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Table of Contents**

1	Orde	ering pa	ırts	3
	1.1	Determ	nining valid orderable parts	3
2	Part	identifie	cation	3
	2.1	Descrip	otion	3
	2.2	Format	t	3
	2.3	Fields.		3
	2.4	Examp	le	4
3	Terr	ninology	y and guidelines	4
	3.1	Definiti	on: Operating requirement	4
	3.2	Definiti	on: Operating behavior	4
	3.3	Definiti	on: Attribute	5
	3.4	Definiti	on: Rating	5
	3.5	Result	of exceeding a rating	6
	3.6	Relatio	nship between ratings and operating	
		require	ments	6
	3.7	Guideli	nes for ratings and operating requirements	7
	3.8	Definiti	on: Typical value	7
	3.9	Typica	Value Conditions	8
4	Rati	ngs		8
	4.1	Therma	al handling ratings	8
	4.2	Moistu	re handling ratings	9
	4.3	ESD ha	andling ratings	9
	4.4	Voltage	e and current operating ratings	9
5	Gen	eral		9
	5.1	AC ele	ctrical characteristics	9
	5.2	Nonsw	itching electrical specifications	10
		5.2.1	Voltage and current operating requirements	10
		5.2.2	LVD and POR operating requirements	11
		5.2.3	Voltage and current operating behaviors	12
		5.2.4	Power mode transition operating behaviors	12
		5.2.5	Power consumption operating behaviors	13
		5.2.6	Designing with radiated emissions in mind	20
		5.2.7	Capacitance attributes	20

	5.3	Switchi	ng specifications	21
		5.3.1	Device clock specifications	21
		5.3.2	General Switching Specifications	21
	5.4	Therma	al specifications	22
		5.4.1	Thermal operating requirements	22
		5.4.2	Thermal attributes	22
6	Peri	pheral c	perating requirements and behaviors	23
	6.1	Core m	odules	23
		6.1.1	SWD Electricals	23
	6.2	System	n modules	24
	6.3	Clock r	nodules	24
		6.3.1	MCG specifications	24
		6.3.2	Oscillator electrical specifications	25
	6.4	Memor	ies and memory interfaces	28
		6.4.1	Flash electrical specifications	28
	6.5	Securit	y and integrity modules	29
	6.6	Analog		29
		6.6.1	ADC electrical specifications	29
		6.6.2	CMP and 6-bit DAC electrical specifications	33
		6.6.3	12-bit DAC electrical characteristics	34
	6.7	Timers		37
	6.8	Comm	unication interfaces	37
		6.8.1	SPI switching specifications	37
		6.8.2	I2C	41
		6.8.3	UART	41
	6.9	Human	-machine interfaces (HMI)	42
		6.9.1	TSI electrical specifications	42
7	Dim	ensions		42
	7.1	Obtaini	ng package dimensions	42
8	Pinc	out		42
	8.1	KL05 s	ignal multiplexing and pin assignments	42
	8.2	KL05 F	inouts	44
9	Rev	ision His	story	48

## 3.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

## 3.8 Definition: Typical value

A *typical value* is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.


## 3.8.1 Example 1

This is an example of an operating behavior that includes a typical value:

Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>WP</sub>	Digital I/O weak pullup/pulldown current	10	70	130	μΑ

## 3.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:



# 3.9 Typical Value Conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Symbol Description		Value	Unit
T <sub>A</sub>	Ambient temperature	25	C°
V <sub>DD</sub>	3.3 V supply voltage	3.3	V

# 4 Ratings

# 4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>STG</sub>	Storage temperature	-55	150	°C	1
T <sub>SDR</sub>	Solder temperature, lead-free	_	260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.

2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

## 4.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3	—	1

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

# 4.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>HBM</sub>	Electrostatic discharge voltage, human body model	-2000	+2000	V	1
V <sub>CDM</sub>	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I <sub>LAT</sub>	Latch-up current at ambient temperature of 105°C	-100	+100	mA	

- 1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
- 2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

# 4.4 Voltage and current operating ratings

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	Digital supply voltage	-0.3	3.8	V
I <sub>DD</sub>	Digital supply current	—	120	mA
V <sub>DIO</sub>	Digital pin input voltage (except RESET)	-0.3	V <sub>DD</sub> + 0.3	V
V <sub>AIO</sub>	Analog pins <sup>1</sup> and RESET pin input voltage	-0.3	V <sub>DD</sub> + 0.3	V
Ι <sub>D</sub>	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
V <sub>DDA</sub>	Analog supply voltage	V <sub>DD</sub> – 0.3	V <sub>DD</sub> + 0.3	V

1. Analog pins are defined as pins that do not have an associated general purpose I/O port function.

# 5 General

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DD_STOP</sub>	Stop mode current • at 3.0 V					
	• at 3.0 v • at 25 °C					
	• at 25 °C	_	273	441		
		_	281.2	620	μA	
	• at 70 °C	_	301.6	647.64		
	• at 85 °C	_	331	710.64		
	• at 105 °C	_	406.6	1001.84		
I <sub>DD_VLPS</sub>	Very-low-power stop mode current • at 3.0 V					
	• at 25 °C	_	3.08	16.01		
	• at 50 °C	_	5.46	34.73	μA	
	• at 70 °C	_	12.08	46.73	P	
	• at 85 °C	_	22.89	77.37		
	• at 105 °C	_	53.24	190.28		
I <sub>DD_LLS</sub>	Low-leakage stop mode current • at 3.0 V					
	• at 25 °C		47	0.00		
	• at 50 °C	_	1.7	3.69		
	• at 70 °C	_	3	22	μA	
	• at 85 °C	_	5.8	28.19		
	• at 105 °C	_	10.4	40.29		
		—	24	65.5		
I <sub>DD_VLLS3</sub>	<ul><li>Very-low-leakage stop mode 3 current</li><li>at 3.0 V</li></ul>				μA	
	• at 25 °C		1.3	3		
	• at 50 °C		2.3	11.04		
	• at 70 °C		4.4	13.68		
	• at 85 °C		8	20.14		
	• at 105 °C		18.6	37.82		
I <sub>DD_VLLS1</sub>	Very-low-leakage stop mode 1 current • at 3.0 V		10.0	07.02		
	• at 25°C					
	• at 50°C	-	0.78	1.6		
	• at 70°C		1.5	13.61	μA	
	• at 85°C		3.3	15.59		
	• at 105°C	-	6.3	16.68		
	- at 103 0		15.2	26.40		

Table 5. Power consumption operating behaviors (continued)

Table continues on the next page...

Symbol	Description			Tempera	ature (°C	;)		Uni
		-40	25	50	70	85	105	
IEREFSTEN32KHz	External 32 kHz crystal clock adder by means of the OSC0_CR[EREFSTEN and EREFSTEN] bits. Measured by entering all modes with the crystal enabled.							
	VLLS1	440	490	540	560	570	580	
	VLLS3	440	490	540	560	570	580	
	LLS	490	490	540	560	570	680	nA
	VLPS	510	560	560	560	610	680	
	STOP	510	560	560	560	610	680	
I <sub>CMP</sub>	CMP peripheral adder measured by placing the device in VLLS1 mode with CMP enabled using the 6-bit DAC and a single external input for compare. Includes 6-bit DAC power consumption.	22	22	22	22	22	22	μA
I <sub>RTC</sub>	RTC peripheral adder measured by placing the device in VLLS1 mode with external 32 kHz crystal enabled by means of the RTC_CR[OSCE] bit and the RTC ALARM set for 1 minute. Includes ERCLK32K (32 kHz external crystal) power consumption.	432	357	388	475	532	810	n/
I <sub>UART</sub>	UART peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source waiting for RX data at 115200 baud rate. Includes selected clock source power consumption.	66	66	66	66	66	66	
	MCGIRCLK (4 MHz internal reference clock)	66	66	66	66	66	66	μA
	OSCERCLK (4 MHz external crystal)	214	237	246	254	260	268	
I <sub>TPM</sub>	TPM peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source configured for output compare generating 100 Hz clock signal. No load is placed on the I/O generating the clock signal. Includes selected clock source and I/O switching currents.							μΑ
	MCGIRCLK (4 MHz internal reference clock)	86	86	86	86	86	86	F.,
	OSCERCLK (4 MHz external crystal)	235	256	265	274	280	287	
I <sub>BG</sub>	Bandgap adder when BGEN bit is set and device is placed in VLPx, LLS, or VLLSx mode.	45	45	45	45	45	45	μA

### Table 6. Low power mode peripheral adders — typical value (continued)

Table continues on the next page...




Figure 3. VLPR mode current vs. core frequency

## 5.2.6 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to www.freescale.com.
- 2. Perform a keyword search for "EMC design."

## 5.2.7 Capacitance attributes

Table 7. Capacitance attributes

Symbol	Description	Min.	Max.	Unit
C <sub>IN_A</sub>	Input capacitance: analog pins	_	7	pF
C <sub>IN_D</sub>	Input capacitance: digital pins		7	pF

#### General

- 1. The greater synchronous and asynchronous timing must be met.
- 2. This is the shrtest pulse that is guaranteed to be recognized.
- 3. 75 pF load

# 5.4 Thermal specifications

## 5.4.1 Thermal operating requirements

### Table 8. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit
TJ	Die junction temperature	-40	125	°C
T <sub>A</sub>	Ambient temperature	-40	105	°C

## 5.4.2 Thermal attributes

Board type	Symbol	Description	48 LQFP	32 LQFP	32 QFN	24 QFN	Unit	Notes
Single-layer (1S)	R <sub>θJA</sub>	Thermal resistance, junction to ambient (natural convection)	82	88	97	110	°C/W	1
Four-layer (2s2p)	R <sub>θJA</sub>	Thermal resistance, junction to ambient (natural convection)	58	59	34	42	°C/W	
Single-layer (1S)	R <sub>θJMA</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	70	74	81	92	°C/W	
Four-layer (2s2p)	R <sub>θJMA</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	52	52	28	36	°C/W	
_	R <sub>θJB</sub>	Thermal resistance, junction to board	36	35	13	18	°C/W	2
_	R <sub>θJC</sub>	Thermal resistance, junction to case	27	26	2.3	3.7	°C/W	3
_	$\Psi_{JT}$	Thermal characterization parameter, junction to package top outside center (natural convection)	8	8	8	10	°C/W	4

Table 9. Thermal attributes

- 1. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions —Natural Convection (Still Air), or EIA/JEDEC Standard JESD51-6, Integrated Circuit Thermal Test Method Environmental Conditions — Forced Convection (Moving Air).
- 2. Determined according to JEDEC Standard JESD51-8, Integrated Circuit Thermal Test Method Environmental Conditions —Junction-to-Board.

#### Peripheral operating requirements and behaviors

- Determined according to Method 1012.1 of MIL-STD 883, Test Method Standard, Microcircuits, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
- 4. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions —Natural Convection (Still Air).

# 6 Peripheral operating requirements and behaviors

## 6.1 Core modules

## 6.1.1 SWD Electricals

Table 10. SWD full voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
J1	SWD_CLK frequency of operation			
	Serial wire debug	0	25	MHz
J2	SWD_CLK cycle period	1/J1		ns
J3	SWD_CLK clock pulse width			
	Serial wire debug	20	_	ns
J4	SWD_CLK rise and fall times		3	ns
<b>J</b> 9	SWD_DIO input data setup time to SWD_CLK rise	10	_	ns
J10	SWD_DIO input data hold time after SWD_CLK rise	0	—	ns
J11	SWD_CLK high to SWD_DIO data valid	_	32	ns
J12	SWD_CLK high to SWD_DIO high-Z	5	_	ns




Figure 4. Serial wire clock input timing

Symbol	Description		Min.	Тур.	Max.	Unit	Notes
∆f <sub>dco_t</sub>		rimmed average DCO output ed voltage and temperature	—	± 0.4	± 1.5	%f <sub>dco</sub>	1, 2
f <sub>intf_ft</sub>		frequency (fast clock) — nominal V <sub>DD</sub> and 25 °C	—	4	_	MHz	
∆f <sub>intf_ft</sub>	(fast clock) over te	equency deviation of internal reference clock st clock) over temperature and voltage — tory trimmed at nominal $V_{DD}$ and 25 °C		+1/-2	± 3	%f <sub>intf_ft</sub>	2
f <sub>intf_t</sub>	Internal reference frequency (fast clock) — user trimmed at nominal $V_{\text{DD}}$ and 25 $^{\circ}\text{C}$		3	—	5	MHz	
f <sub>loc_low</sub>	Loss of external clock minimum frequency — RANGE = 00		(3/5) x f <sub>ints_t</sub>	—	_	kHz	
f <sub>loc_high</sub>	Loss of external clock minimum frequency — RANGE = 01, 10, or 11		(16/5) x f <sub>ints_t</sub>	_	_	kHz	
		F	LL				
f <sub>fll_ref</sub>	FLL reference freq	luency range	31.25	_	39.0625	kHz	
f <sub>dco</sub>	DCO output frequency range	Low range (DRS = 00) 640 × f <sub>fll_ref</sub>	20	20.97	25	MHz	3, 4
		Mid range (DRS = 01) 1280 × f <sub>fll_ref</sub>	40	41.94	48	MHz	
f <sub>dco_t_DMX32</sub>	DCO output frequency	Low range (DRS = 00) 732 × f <sub>fll_ref</sub>	_	23.99	_	MHz	5, 6
		Mid range (DRS = 01) 1464 × f <sub>flLref</sub>	-	47.97	_	MHz	
J <sub>cyc_fll</sub>	FLL period jitter • f <sub>VCO</sub> = 48 Mł		-	180	-	ps	7
t <sub>fll_acquire</sub>	FLL target frequen	cy acquisition time		_	1	ms	8

Table 11. MCG specifications (continued)

- 1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
- 2. The deviation is relative to the factory trimmed frequency at nominal V<sub>DD</sub> and 25 °C, f<sub>ints\_ft</sub>.
- 3. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32 = 0.
- The resulting system clock frequencies must not exceed their maximum specified values. The DCO frequency deviation (Δf<sub>dco\_t</sub>) over voltage and temperature must be considered.
- 5. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32 = 1.
- 6. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
- 7. This specification is based on standard deviation (RMS) of period or frequency.
- 8. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

## 6.3.2 Oscillator electrical specifications

This section provides the electrical characteristics of the module.

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
$V_{DD}$	Supply voltage	1.71	_	3.6	V	
IDDOSC	Supply current — low-power mode (HGO=0)					1
	• 32 kHz	—	500	_	nA	
	• 4 MHz	—	200	—	μA	
	• 8 MHz (RANGE=01)	—	300	—	μA	
	• 16 MHz	—	950	—	μA	
	• 24 MHz	—	1.2	—	mA	
	• 32 MHz	—	1.5	—	mA	
IDDOSC	Supply current — high gain mode (HGO=1)					1
	• 32 kHz	—	25	_	μA	
	• 4 MHz	—	400	_	μA	
	• 8 MHz (RANGE=01)	—	500	_	μA	
	• 16 MHz	—	2.5	_	mA	
	• 24 MHz	—	3	_	mA	
	• 32 MHz	—	4	_	mA	
C <sub>x</sub>	EXTAL load capacitance					2, 3
Cy	XTAL load capacitance	_	_	_		2, 3
R <sub>F</sub>	Feedback resistor — low-frequency, low-power mode (HGO=0)	_	_	_	MΩ	2, 4
	Feedback resistor — low-frequency, high-gain mode (HGO=1)	—	10	_	MΩ	
	Feedback resistor — high-frequency, low-power mode (HGO=0)	_	_	—	MΩ	
	Feedback resistor — high-frequency, high-gain mode (HGO=1)	—	1	_	MΩ	
$R_S$	Series resistor — low-frequency, low-power mode (HGO=0)	—	_	—	kΩ	
	Series resistor — low-frequency, high-gain mode (HGO=1)	_	200	—	kΩ	
	Series resistor — high-frequency, low-power mode (HGO=0)	_	_	—	kΩ	
	Series resistor — high-frequency, high-gain mode (HGO=1)					
		_	0	_	kΩ	

## 6.3.2.1 Oscillator DC electrical specifications Table 12. Oscillator DC electrical specifications

Table continues on the next page...

#### Peripheral operating requirements and behaviors

- 3. Proper PC board layout procedures must be followed to achieve specifications.
- 4. Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG\_S register being set.

### NOTE

The 32 kHz oscillator works in low power mode by default and cannot be moved into high power/gain mode.

## 6.4 Memories and memory interfaces

## 6.4.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.

### 6.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Table 14. NVM program/erase timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>hvpgm4</sub>	Longword Program high-voltage time	—	7.5	18	μs	
t <sub>hversscr</sub>	Sector Erase high-voltage time	_	13	113	ms	1

1. Maximum time based on expectations at cycling end-of-life.

### 6.4.1.2 Flash timing specifications — commands Table 15. Flash command timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>rd1sec1k</sub>	Read 1s Section execution time (flash sector)	—	—	60	μs	1
t <sub>pgmchk</sub>	Program Check execution time	_	—	45	μs	1
t <sub>rdrsrc</sub>	Read Resource execution time	_	—	30	μs	1
t <sub>pgm4</sub>	Program Longword execution time	_	65	145	μs	
t <sub>ersscr</sub>	Erase Flash Sector execution time	_	14	114	ms	2
t <sub>rd1all</sub>	Read 1s All Blocks execution time	_	—	0.5	ms	
t <sub>rdonce</sub>	Read Once execution time	_	—	25	μs	1
t <sub>pgmonce</sub>	Program Once execution time	_	65	—	μs	
t <sub>ersall</sub>	Erase All Blocks execution time	_	55	465	ms	2
t <sub>vfykey</sub>	Verify Backdoor Access Key execution time	_	—	30	μs	1

1. Assumes 25 MHz flash clock frequency.

2. Maximum times for erase parameters based on expectations at cycling end-of-life.

### 6.4.1.3 Flash high voltage current behaviors Table 16. Flash high voltage current behaviors

Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>DD_PGM</sub>	Average current adder during high voltage flash programming operation	—	2.5	6.0	mA
I <sub>DD_ERS</sub>	Average current adder during high voltage flash erase operation	—	1.5	4.0	mA

# 6.4.1.4 Reliability specifications

### Table 17. NVM reliability specifications

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes	
	Program Flash						
t <sub>nvmretp10k</sub>	Data retention after up to 10 K cycles	5	50	—	years		
t <sub>nvmretp1k</sub>	Data retention after up to 1 K cycles	20	100	_	years		
n <sub>nvmcycp</sub>	Cycling endurance	10 K	50 K		cycles	2	

 Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25°C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.

2. Cycling endurance represents number of program/erase cycles at -40°C  $\leq$  T<sub>i</sub>  $\leq$  125°C.

## 6.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

# 6.6 Analog

## 6.6.1 ADC electrical specifications

All ADC channels meet the 12-bit single-ended accuracy specifications.

### 6.6.1.1 12-bit ADC operating conditions Table 18. 12-bit ADC operating conditions

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
V <sub>DDA</sub>	Supply voltage	Absolute	1.71	—	3.6	V	
$\Delta V_{DDA}$	Supply voltage	Delta to V <sub>DD</sub> (V <sub>DD</sub> - V <sub>DDA</sub> )	-100	0	+100	mV	2
$\Delta V_{SSA}$	Ground voltage	Delta to V <sub>SS</sub> (V <sub>SS</sub> - V <sub>SSA</sub> )	-100	0	+100	mV	2
V <sub>REFH</sub>	ADC reference voltage high		1.13	V <sub>DDA</sub>	V <sub>DDA</sub>	V	3
V <sub>REFL</sub>	ADC reference voltage low		V <sub>SSA</sub>	V <sub>SSA</sub>	V <sub>SSA</sub>	V	3
V <sub>ADIN</sub>	Input voltage		V <sub>REFL</sub>	_	V <sub>REFH</sub>	V	
C <sub>ADIN</sub>	Input capacitance	• 8-/10-/12-bit modes	—	4	5	pF	
R <sub>ADIN</sub>	Input resistance		_	2	5	kΩ	
R <sub>AS</sub>	Analog source resistance	12-bit modes f <sub>ADCK</sub> < 4 MHz	_	_	5	kΩ	4
f <sub>ADCK</sub>	ADC conversion clock frequency	≤ 12-bit mode	1.0	_	18.0	MHz	5
C <sub>rate</sub>	ADC conversion rate	≤ 12 bit modes No ADC hardware averaging Continuous conversions enabled, subsequent conversion time	20.000	_	818.330	Ksps	6

1. Typical values assume V<sub>DDA</sub> = 3.0 V, Temp = 25 °C, f<sub>ADCK</sub> = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

2. DC potential difference.

For packages without dedicated VREFH and VREFL pins, V<sub>REFH</sub> is internally tied to V<sub>DDA</sub>, and V<sub>REFL</sub> is internally tied to V<sub>SSA</sub>.

- 4. This resistance is external to MCU. The analog source resistance must be kept as low as possible to achieve the best results. The results in this data sheet were derived from a system which has < 8  $\Omega$  analog source resistance. The R<sub>AS</sub>/C<sub>AS</sub> time constant should be kept to < 1ns.
- 5. To use the maximum ADC conversion clock frequency, the ADHSC bit must be set and the ADLPC bit must be clear.
- 6. For guidelines and examples of conversion rate calculation, download the ADC calculator tool





Figure 6. ADC input impedance equivalency diagram

### 6.6.1.2 12-bit ADC electrical characteristics Table 19. 12-bit ADC characteristics (V<sub>REFH</sub> = V<sub>DDA</sub>, V<sub>REFL</sub> = V<sub>SSA</sub>)

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
I <sub>DDA_ADC</sub>	Supply current		0.215	—	1.7	mA	3
	ADC	• ADLPC = 1, ADHSC = 0	1.2	2.4	3.9	MHz	$t_{ADACK} = 1/$
	asynchronous clock source	• ADLPC = 1, ADHSC = 1	2.4	4.0	6.1	MHz	f <sub>ADACK</sub>
f <sub>ADACK</sub>		• ADLPC = 0, ADHSC = 0	3.0	5.2	7.3	MHz	
		• ADLPC = 0, ADHSC = 1	4.4	6.2	9.5	MHz	
	Sample Time	See Reference Manual chapter	for sample t	imes			
TUE	TUE Total unadjusted error	12-bit modes		±4	±6.8	LSB <sup>4</sup>	5
		<ul> <li>&lt;12-bit modes</li> </ul>	—	±1.4	±2.1		
DNL	Differential non-	12-bit modes		±0.7	-1.1 to +1.9	LSB <sup>4</sup>	5
	linearity				-0.3 to 0.5		
		<ul> <li>&lt;12-bit modes</li> </ul>	—	±0.2			
INL	Integral non-	12-bit modes		±1.0	-2.7 to +1.9	LSB <sup>4</sup>	5
	linearity				-0.7 to +0.5		
		<ul> <li>&lt;12-bit modes</li> </ul>	—	±0.5			
E <sub>FS</sub>	Full-scale error	12-bit modes	—	-4	-5.4	LSB <sup>4</sup>	V <sub>ADIN</sub> =
		<ul> <li>&lt;12-bit modes</li> </ul>	_	-1.4	-1.8		V <sub>DDA</sub>
							5

Table continues on the next page ...








Figure 9. Typical hysteresis vs. Vin level ( $V_{DD}$  = 3.3 V, PMODE = 1)

## 6.6.3 12-bit DAC electrical characteristics

### 6.6.3.1 12-bit DAC operating requirements Table 21. 12-bit DAC operating requirements

Symbol	Desciption	Min.	Max.	Unit	Notes
V <sub>DDA</sub>	Supply voltage	3.6		V	
V <sub>DACR</sub>	Reference voltage	1.13 3.6		V	1
T <sub>A</sub>	Temperature		emperature he device	°C	
CL	Output load capacitance	— 100		pF	2
١L	Output load current		1	mA	

1. The DAC reference can be selected to be  $V_{DDA}$  or the voltage output of the VREF module (VREF\_OUT)

2. A small load capacitance (47 pF) can improve the bandwidth performance of the DAC




Figure 11. Offset at half scale vs. temperature

# 6.7 Timers


See General switching specifications.

# 6.8 Communication interfaces

## 6.8.1 SPI switching specifications


The Serial Peripheral Interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. See the SPI chapter of the chip's Reference Manual for information about the modified transfer formats used for communicating with slower peripheral devices.

Peripheral operating requirements and behaviors



1. If configured as an output.

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.





1.If configured as output

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

### Figure 13. SPI master mode timing (CPHA = 1)

Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f <sub>op</sub>	Frequency of operation	0	f <sub>periph</sub> /4	Hz	1
2	t <sub>SPSCK</sub>	SPSCK period	4 x t <sub>periph</sub>	_	ns	2
3	t <sub>Lead</sub>	Enable lead time	1	—	t <sub>periph</sub>	—
4	t <sub>Lag</sub>	Enable lag time	1	_	t <sub>periph</sub>	—
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>periph</sub> - 30		ns	—

Table continues on the next page...

# 8.2 KL05 Pinouts

The following figures show the pinout diagrams for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see the previous section.




Figure 16. KL05 48-pin LQFP pinout diagram

#### How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductors products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claims alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-complaint and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

 $\label{eq:FreescaleTM} Freescale TM and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.$ 

© 2012 Freescale Semiconductor, Inc.





Document Number: KL05P48M48SF1 Rev. 3, 11/29/2012