



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | ARM® Cortex®-M0+  |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 48MHz   |
| Connectivity               | I <sup>2</sup> C, SPI, UART/USART   |
| Peripherals                | Brown-out Detect/Reset, DMA, LVD, POR, PWM, WDT   |
| Number of I/O              | 22  |
| Program Memory Size        | 8KB (8K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 1K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 3.6V  |
| Data Converters            | A/D 12x12b; D/A 1x12b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 105°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 24-VQFN Exposed Pad   |
| Supplier Device Package    | 24-QFN (4x4)  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mkl05z8vfk4">https://www.e-xfl.com/product-detail/nxp-semiconductors/mkl05z8vfk4</a> |

# 1 Ordering parts

## 1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to [www.freescale.com](http://www.freescale.com) and perform a part number search for the following device numbers: PKL05 and MKL05

# 2 Part identification

## 2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

## 2.2 Format

Part numbers for this device have the following format:

Q KL## A FFF R T PP CC N

## 2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

| Field | Description               | Values   |
|-------|---------------------------|--|
| Q     | Qualification status      | <ul style="list-style-type: none"> <li>M = Fully qualified, general market flow</li> <li>P = Prequalification</li> </ul> |
| KL##  | Kinetis family            | <ul style="list-style-type: none"> <li>KL05</li> </ul>   |
| A     | Key attribute             | <ul style="list-style-type: none"> <li>Z = Cortex-M0+</li> </ul>   |
| FFF   | Program flash memory size | <ul style="list-style-type: none"> <li>8 = 8 KB</li> <li>16 = 16 KB</li> <li>32 = 32 KB</li> </ul>                       |
| R     | Silicon revision          | <ul style="list-style-type: none"> <li>(Blank) = Main</li> <li>A = Revision after main</li> </ul>                        |

*Table continues on the next page...*

## Terminology and guidelines

| Field | Description                 | Values  |
|-------|-----------------------------|---|
| T     | Temperature range (°C)      | <ul style="list-style-type: none"><li>• V = –40 to 105</li></ul>  |
| PP    | Package identifier          | <ul style="list-style-type: none"><li>• FK = 24 QFN (4 mm x 4 mm)</li><li>• LC = 32 LQFP (7 mm x 7 mm)</li><li>• FM = 32 QFN (5 mm x 5 mm)</li><li>• LF = 48 LQFP (7 mm x 7 mm)</li></ul> |
| CC    | Maximum CPU frequency (MHz) | <ul style="list-style-type: none"><li>• 4 = 48 MHz</li></ul>  |
| N     | Packaging type              | <ul style="list-style-type: none"><li>• R = Tape and reel</li><li>• (Blank) = Trays</li></ul>   |

## 2.4 Example

This is an example part number:

MKL05Z8VLC4

## 3 Terminology and guidelines

### 3.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

#### 3.1.1 Example

This is an example of an operating requirement, which you must meet for the accompanying operating behaviors to be guaranteed:

| Symbol          | Description               | Min. | Max. | Unit |
|-----------------|---------------------------|------|------|------|
| V <sub>DD</sub> | 1.0 V core supply voltage | 0.9  | 1.1  | V    |

### 3.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

### 3.8 Definition: Typical value

A *typical value* is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.

#### 3.8.1 Example 1


This is an example of an operating behavior that includes a typical value:

| Symbol          | Description                              | Min. | Typ. | Max. | Unit |
|-----------------|--|------|------|------|------|
| I <sub>WP</sub> | Digital I/O weak pullup/pulldown current | 10   | 70   | 130  | μA   |

#### 3.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:

## Ratings



## 3.9 Typical Value Conditions

Typical values assume you meet the following conditions (or other conditions as specified):

| Symbol          | Description          | Value | Unit |
|-----------------|----------------------|-------|------|
| T <sub>A</sub>  | Ambient temperature  | 25    | °C   |
| V <sub>DD</sub> | 3.3 V supply voltage | 3.3   | V    |

## 4 Ratings

### 4.1 Thermal handling ratings

| Symbol           | Description                   | Min. | Max. | Unit | Notes |
|------------------|-------------------------------|------|------|------|-------|
| T <sub>STG</sub> | Storage temperature           | -55  | 150  | °C   | 1     |
| T <sub>SDR</sub> | Solder temperature, lead-free | —    | 260  | °C   | 2     |

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.
2. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

**Table 1. Voltage and current operating requirements (continued)**

| Symbol       | Description   | Min.     | Max.     | Unit | Notes |
|--------------|---|----------|----------|------|-------|
| $I_{ICIO}$   | I/O pin DC injection current — single pin <ul style="list-style-type: none"> <li><math>V_{IN} &lt; V_{SS}-0.3V</math> (Negative current injection)</li> <li><math>V_{IN} &gt; V_{DD}+0.3V</math> (Positive current injection)</li> </ul>                                      | -3<br>—  | —<br>+3  | mA   | 1     |
| $I_{ICcont}$ | Contiguous pin DC injection current —regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins <ul style="list-style-type: none"> <li>Negative current injection</li> <li>Positive current injection</li> </ul> | -25<br>— | —<br>+25 | mA   |       |
| $V_{RAM}$    | $V_{DD}$ voltage required to retain RAM   | 1.2      | —        | V    |       |

1. All analog pins are internally clamped to  $V_{SS}$  and  $V_{DD}$  through ESD protection diodes. If  $V_{IN}$  is greater than  $V_{AIO\_MIN}$  ( $=V_{SS}-0.3V$ ) and  $V_{IN}$  is less than  $V_{AIO\_MAX}(=V_{DD}+0.3V)$  is observed, then there is no need to provide current limiting resistors at the pads. If these limits cannot be observed then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as  $R=(V_{AIO\_MIN}-V_{IN})/|I_{IC}|$ . The positive injection current limiting resistor is calculated as  $R=(V_{IN}-V_{AIO\_MAX})/|I_{IC}|$ . Select the larger of these two calculated resistances.

## 5.2.2 LVD and POR operating requirements

**Table 2.  $V_{DD}$  supply LVD and POR operating requirements**

| Symbol      | Description   | Min. | Typ. | Max. | Unit | Notes |
|-------------|---|------|------|------|------|-------|
| $V_{POR}$   | Falling $V_{DD}$ POR detect voltage   | 0.8  | 1.1  | 1.5  | V    |       |
| $V_{LVDH}$  | Falling low-voltage detect threshold — high range (LVDV=01)   | 2.48 | 2.56 | 2.64 | V    |       |
| $V_{LVW1H}$ | Low-voltage warning thresholds — high range <ul style="list-style-type: none"> <li>Level 1 falling (LVWV=00)</li> </ul> | 2.62 | 2.70 | 2.78 | V    | 1     |
| $V_{LVW2H}$ | <ul style="list-style-type: none"> <li>Level 2 falling (LVWV=01)</li> </ul>   | 2.72 | 2.80 | 2.88 | V    |       |
| $V_{LVW3H}$ | <ul style="list-style-type: none"> <li>Level 3 falling (LVWV=10)</li> </ul>   | 2.82 | 2.90 | 2.98 | V    |       |
| $V_{LVW4H}$ | <ul style="list-style-type: none"> <li>Level 4 falling (LVWV=11)</li> </ul>   | 2.92 | 3.00 | 3.08 | V    |       |
| $V_{HYSH}$  | Low-voltage inhibit reset/recover hysteresis — high range   | —    | ±60  | —    | mV   |       |
| $V_{LVDL}$  | Falling low-voltage detect threshold — low range (LVDV=00)  | 1.54 | 1.60 | 1.66 | V    |       |
| $V_{LVW1L}$ | Low-voltage warning thresholds — low range <ul style="list-style-type: none"> <li>Level 1 falling (LVWV=00)</li> </ul>  | 1.74 | 1.80 | 1.86 | V    | 1     |
| $V_{LVW2L}$ | <ul style="list-style-type: none"> <li>Level 2 falling (LVWV=01)</li> </ul>   | 1.84 | 1.90 | 1.96 | V    |       |
| $V_{LVW3L}$ | <ul style="list-style-type: none"> <li>Level 3 falling (LVWV=10)</li> </ul>   | 1.94 | 2.00 | 2.06 | V    |       |
| $V_{LVW4L}$ | <ul style="list-style-type: none"> <li>Level 4 falling (LVWV=11)</li> </ul>   | 2.04 | 2.10 | 2.16 | V    |       |
| $V_{HYSL}$  | Low-voltage inhibit reset/recover hysteresis — low range  | —    | ±40  | —    | mV   |       |

Table continues on the next page...

**Table 5. Power consumption operating behaviors (continued)**

| Symbol                 | Description  | Min.   | Typ.     | Max.       | Unit     | Notes |
|------------------------|--|--------|----------|------------|----------|-------|
| I <sub>DD_RUN</sub>    | Run mode current - 48 MHz core / 24 MHz bus and flash, all peripheral clocks enabled, code of while(1) loop executing from flash <ul style="list-style-type: none"> <li>at 3.0 V</li> <li>at 25 °C</li> <li>at 125 °C</li> </ul> | —<br>— | 5.6<br>6 | 6.8<br>7.2 | mA<br>mA | 2, 3  |
| I <sub>DD_WAIT</sub>   | Wait mode current - core disabled / 48 MHz system / 24 MHz bus / flash disabled (flash doze enabled), all peripheral clocks disabled <ul style="list-style-type: none"> <li>at 3.0 V</li> </ul>                                  | —      | 3.0      | 4.2        | mA       | 2     |
| I <sub>DD_WAIT</sub>   | Wait mode current - core disabled / 24 MHz system / 24 MHz bus / flash disabled (flash doze enabled), all peripheral clocks disabled <ul style="list-style-type: none"> <li>at 3.0 V</li> </ul>                                  | —      | 2.4      | 3.36       | mA       | 2     |
| I <sub>DD_PSTOP2</sub> | Stop mode current with partial stop 2 clocking option - core and system disabled / 10.5 MHz bus <ul style="list-style-type: none"> <li>at 3.0 V</li> </ul>   | —      | 2.25     | 3.38       | mA       | 2     |
| I <sub>DD_VLPRCO</sub> | Very-low-power run mode current in compute operation - 4 MHz core / 0.8 MHz flash / bus clock disabled, code of while(1) loop executing from flash <ul style="list-style-type: none"> <li>at 3.0 V</li> </ul>                    | —      | 182      | 522        | μA       | 4     |
| I <sub>DD_VLPR</sub>   | Very-low-power run mode current - 4 MHz core / 0.8 MHz bus and flash, all peripheral clocks disabled, code of while(1) loop executing from flash <ul style="list-style-type: none"> <li>at 3.0 V</li> </ul>                      | —      | 213.33   | 577.8      | μA       | 4     |
| I <sub>DD_VLPR</sub>   | Very-low-power run mode current - 4 MHz core / 0.8 MHz bus and flash, all peripheral clocks enabled, code of while(1) loop executing from flash <ul style="list-style-type: none"> <li>at 3.0 V</li> </ul>                       | —      | 242.8    | 631.8      | μA       | 3, 4  |
| I <sub>DD_VLPW</sub>   | Very-low-power wait mode current - core disabled / 4 MHz system / 0.8 MHz bus / flash disabled (flash doze enabled), all peripheral clocks disabled <ul style="list-style-type: none"> <li>at 3.0 V</li> </ul>                   | —      | 106.1    | 399.42     | μA       | 4     |

Table continues on the next page...

**Table 5. Power consumption operating behaviors (continued)**

| Symbol          | Description                          | Min. | Typ.  | Max.    | Unit    | Notes |
|-----------------|--------------------------------------|------|-------|---------|---------|-------|
| $I_{DD\_STOP}$  | Stop mode current                    |      |       |         |         |       |
|                 | • at 3.0 V                           |      |       |         |         |       |
|                 | • at 25 °C                           | —    | 273   | 441     | $\mu A$ |       |
|                 | • at 50 °C                           | —    | 281.2 | 620     |         |       |
|                 | • at 70 °C                           | —    | 301.6 | 647.64  |         |       |
|                 | • at 85 °C                           | —    | 331   | 710.64  |         |       |
|                 | • at 105 °C                          | —    | 406.6 | 1001.84 |         |       |
| $I_{DD\_VLPS}$  | Very-low-power stop mode current     |      |       |         |         |       |
|                 | • at 3.0 V                           |      |       |         |         |       |
|                 | • at 25 °C                           | —    | 3.08  | 16.01   | $\mu A$ |       |
|                 | • at 50 °C                           | —    | 5.46  | 34.73   |         |       |
|                 | • at 70 °C                           | —    | 12.08 | 46.73   |         |       |
|                 | • at 85 °C                           | —    | 22.89 | 77.37   |         |       |
|                 | • at 105 °C                          | —    | 53.24 | 190.28  |         |       |
| $I_{DD\_LLS}$   | Low-leakage stop mode current        |      |       |         |         |       |
|                 | • at 3.0 V                           |      |       |         |         |       |
|                 | • at 25 °C                           | —    | 1.7   | 3.69    | $\mu A$ |       |
|                 | • at 50 °C                           | —    | 3     | 22      |         |       |
|                 | • at 70 °C                           | —    | 5.8   | 28.19   |         |       |
|                 | • at 85 °C                           | —    | 10.4  | 40.29   |         |       |
|                 | • at 105 °C                          | —    | 24    | 65.5    |         |       |
| $I_{DD\_VLLS3}$ | Very-low-leakage stop mode 3 current |      |       |         |         |       |
|                 | • at 3.0 V                           |      |       |         | $\mu A$ |       |
|                 | • at 25 °C                           | —    | 1.3   | 3       |         |       |
|                 | • at 50 °C                           | —    | 2.3   | 11.04   |         |       |
|                 | • at 70 °C                           | —    | 4.4   | 13.68   |         |       |
|                 | • at 85 °C                           | —    | 8     | 20.14   |         |       |
|                 | • at 105 °C                          | —    | 18.6  | 37.82   |         |       |
| $I_{DD\_VLLS1}$ | Very-low-leakage stop mode 1 current |      |       |         |         |       |
|                 | • at 3.0 V                           |      |       |         | $\mu A$ |       |
|                 | • at 25 °C                           | —    | 0.78  | 1.6     |         |       |
|                 | • at 50 °C                           | —    | 1.5   | 13.61   |         |       |
|                 | • at 70 °C                           | —    | 3.3   | 15.59   |         |       |
|                 | • at 85 °C                           | —    | 6.3   | 16.68   |         |       |
|                 | • at 105 °C                          | —    | 15.2  | 26.40   |         |       |

Table continues on the next page...



**Table 5. Power consumption operating behaviors (continued)**


| Symbol                | Description   | Min. | Typ.  | Max.     | Unit | Notes |
|-----------------------|---|------|-------|----------|------|-------|
| I <sub>DD_VLLS0</sub> | Very-low-leakage stop mode 0 current (SMC_STOPCTRL[PORPO] = 0)<br>• at 3.0 V<br>• at 25 °C<br>• at 50 °C<br>• at 70 °C<br>• at 85 °C<br>• at 105 °C |      |       |          | nA   |       |
|                       |   | —    | 449.6 | 959.2    |      |       |
|                       |   | —    | 1200  | 12155.08 |      |       |
|                       |   | —    | 2900  | 15323.29 |      |       |
|                       |   | —    | 5900  | 16384.55 |      |       |
|                       |   | —    | 14800 | 26773.45 |      |       |
| I <sub>DD_VLLS0</sub> | Very-low-leakage stop mode 0 current (SMC_STOPCTRL[PORPO] = 1)<br>• at 3.0 V<br>• at 25 °C<br>• at 50 °C<br>• at 70 °C<br>• at 85 °C<br>• at 105 °C |      |       |          | nA   | 5     |
|                       |   | —    | 221.7 | 894.24   |      |       |
|                       |   | —    | 1000  | 3784.55  |      |       |
|                       |   | —    | 2600  | 12018.39 |      |       |
|                       |   | —    | 5600  | 18722.23 |      |       |
|                       |   | —    | 14400 | 24665.06 |      |       |

1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
2. MCG configured for FEI mode.
3. Incremental current consumption from peripheral activity is not included.
4. MCG configured for BLPI mode.
5. No brownout


**Table 6. Low power mode peripheral adders — typical value**

| Symbol                     | Description  | Temperature (°C) |     |     |     |     |     | Unit |
|----------------------------|--|------------------|-----|-----|-----|-----|-----|------|
|                            |  | -40              | 25  | 50  | 70  | 85  | 105 |      |
| I <sub>IREFSTEN4MHz</sub>  | 4 MHz internal reference clock (IRC) adder. Measured by entering STOP or VLPS mode with 4 MHz IRC enabled. | 56               | 56  | 56  | 56  | 56  | 56  | μA   |
| I <sub>IREFSTEN32KHz</sub> | 32 kHz internal reference clock (IRC) adder. Measured by entering STOP mode with the 32 kHz IRC enabled.   | 52               | 52  | 52  | 52  | 52  | 52  | μA   |
| I <sub>EREFSTEN4MHz</sub>  | External 4 MHz crystal clock adder. Measured by entering STOP or VLPS mode with the crystal enabled.       | 206              | 228 | 237 | 245 | 251 | 258 | uA   |

Table continues on the next page...



**Figure 2. Run mode supply current vs. core frequency**



**Figure 3. VLPR mode current vs. core frequency**

### 5.2.6 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

1. Go to [www.freescale.com](http://www.freescale.com).
2. Perform a keyword search for “EMC design.”

### 5.2.7 Capacitance attributes

**Table 7. Capacitance attributes**

| Symbol            | Description                     | Min. | Max. | Unit |
|-------------------|---------------------------------|------|------|------|
| C <sub>IN_A</sub> | Input capacitance: analog pins  | —    | 7    | pF   |
| C <sub>IN_D</sub> | Input capacitance: digital pins | —    | 7    | pF   |

### 6.3.2.1 Oscillator DC electrical specifications

**Table 12. Oscillator DC electrical specifications**

| Symbol      | Description  | Min. | Typ. | Max. | Unit | Notes |
|-------------|--|------|------|------|------|-------|
| $V_{DD}$    | Supply voltage   | 1.71 | —    | 3.6  | V    |       |
| $I_{DDOSC}$ | Supply current — low-power mode (HGO=0)                    |      |      |      |      | 1     |
|             | • 32 kHz   | —    | 500  | —    | nA   |       |
|             | • 4 MHz  | —    | 200  | —    | μA   |       |
|             | • 8 MHz (RANGE=01)   | —    | 300  | —    | μA   |       |
|             | • 16 MHz   | —    | 950  | —    | μA   |       |
|             | • 24 MHz   | —    | 1.2  | —    | mA   |       |
|             | • 32 MHz   | —    | 1.5  | —    | mA   |       |
| $I_{DDOSC}$ | Supply current — high gain mode (HGO=1)                    |      |      |      |      | 1     |
|             | • 32 kHz   | —    | 25   | —    | μA   |       |
|             | • 4 MHz  | —    | 400  | —    | μA   |       |
|             | • 8 MHz (RANGE=01)   | —    | 500  | —    | μA   |       |
|             | • 16 MHz   | —    | 2.5  | —    | mA   |       |
|             | • 24 MHz   | —    | 3    | —    | mA   |       |
|             | • 32 MHz   | —    | 4    | —    | mA   |       |
| $C_x$       | EXTAL load capacitance                                     | —    | —    | —    |      | 2, 3  |
| $C_y$       | XTAL load capacitance                                      | —    | —    | —    |      | 2, 3  |
| $R_F$       | Feedback resistor — low-frequency, low-power mode (HGO=0)  | —    | —    | —    | MΩ   | 2, 4  |
|             | Feedback resistor — low-frequency, high-gain mode (HGO=1)  | —    | 10   | —    | MΩ   |       |
|             | Feedback resistor — high-frequency, low-power mode (HGO=0) | —    | —    | —    | MΩ   |       |
|             | Feedback resistor — high-frequency, high-gain mode (HGO=1) | —    | 1    | —    | MΩ   |       |
| $R_S$       | Series resistor — low-frequency, low-power mode (HGO=0)    | —    | —    | —    | kΩ   |       |
|             | Series resistor — low-frequency, high-gain mode (HGO=1)    | —    | 200  | —    | kΩ   |       |
|             | Series resistor — high-frequency, low-power mode (HGO=0)   | —    | —    | —    | kΩ   |       |
|             | Series resistor — high-frequency, high-gain mode (HGO=1)   | —    | 0    | —    | kΩ   |       |

Table continues on the next page...

**Table 12. Oscillator DC electrical specifications (continued)**

| Symbol     | Description  | Min. | Typ.     | Max. | Unit | Notes |
|------------|--|------|----------|------|------|-------|
| $V_{pp}^5$ | Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)  | —    | 0.6      | —    | V    |       |
|            | Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)  | —    | $V_{DD}$ | —    | V    |       |
|            | Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0) | —    | 0.6      | —    | V    |       |
|            | Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1) | —    | $V_{DD}$ | —    | V    |       |

1.  $V_{DD}=3.3$  V, Temperature =25 °C
2. See crystal or resonator manufacturer's recommendation
3.  $C_x, C_y$  can be provided by using the integrated capacitors when the low frequency oscillator (RANGE = 00) is used. For all other cases external capacitors must be used.
4. When low power mode is selected,  $R_F$  is integrated and must not be attached externally.
5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

### 6.3.2.2 Oscillator frequency specifications

**Table 13. Oscillator frequency specifications**

| Symbol           | Description   | Min. | Typ. | Max. | Unit | Notes |
|------------------|---|------|------|------|------|-------|
| $f_{osc\_lo}$    | Oscillator crystal or resonator frequency — low frequency mode (MCG_C2[RANGE]=00)               | 32   | —    | 40   | kHz  |       |
| $f_{osc\_hi\_1}$ | Oscillator crystal or resonator frequency — high frequency mode (low range) (MCG_C2[RANGE]=01)  | 3    | —    | 8    | MHz  |       |
| $f_{osc\_hi\_2}$ | Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x) | 8    | —    | 32   | MHz  |       |
| $f_{ec\_extal}$  | Input clock frequency (external clock mode)   | —    | —    | 48   | MHz  | 1, 2  |
| $t_{dc\_extal}$  | Input clock duty cycle (external clock mode)  | 40   | 50   | 60   | %    |       |
| $t_{cst}$        | Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)                             | —    | —    | —    | ms   | 3, 4  |
|                  | Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)                             | —    | —    | —    | ms   |       |
|                  | Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)          | —    | 0.6  | —    | ms   |       |
|                  | Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1)          | —    | 1    | —    | ms   |       |

1. Other frequency limits may apply when external clock is being used as a reference for the FLL or PLL.
2. When transitioning from FBE to FEI mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.




Figure 6. ADC input impedance equivalency diagram

### 6.6.1.2 12-bit ADC electrical characteristics

Table 19. 12-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )


| Symbol         | Description                   | Conditions <sup>1</sup>  | Min.                     | Typ. <sup>2</sup>        | Max.                         | Unit                     | Notes                     |
|----------------|-------------------------------|--|--------------------------|--------------------------|------------------------------|--------------------------|---------------------------|
| $I_{DDA\_ADC}$ | Supply current                |  | 0.215                    | —                        | 1.7                          | mA                       | 3                         |
| $f_{ADACK}$    | ADC asynchronous clock source | <ul style="list-style-type: none"> <li>ADLPC = 1, ADHSC = 0</li> <li>ADLPC = 1, ADHSC = 1</li> <li>ADLPC = 0, ADHSC = 0</li> <li>ADLPC = 0, ADHSC = 1</li> </ul> | 1.2<br>2.4<br>3.0<br>4.4 | 2.4<br>4.0<br>5.2<br>6.2 | 3.9<br>6.1<br>7.3<br>9.5     | MHz<br>MHz<br>MHz<br>MHz | $t_{ADACK} = 1/f_{ADACK}$ |
|                | Sample Time                   | See Reference Manual chapter for sample times  |                          |                          |                              |                          |                           |
| TUE            | Total unadjusted error        | <ul style="list-style-type: none"> <li>12-bit modes</li> <li>&lt;12-bit modes</li> </ul>   | —<br>—                   | ±4<br>±1.4               | ±6.8<br>±2.1                 | LSB <sup>4</sup>         | 5                         |
| DNL            | Differential non-linearity    | <ul style="list-style-type: none"> <li>12-bit modes</li> <li>&lt;12-bit modes</li> </ul>   | —<br>—                   | ±0.7<br>±0.2             | -1.1 to +1.9<br>-0.3 to 0.5  | LSB <sup>4</sup>         | 5                         |
| INL            | Integral non-linearity        | <ul style="list-style-type: none"> <li>12-bit modes</li> <li>&lt;12-bit modes</li> </ul>   | —<br>—                   | ±1.0<br>±0.5             | -2.7 to +1.9<br>-0.7 to +0.5 | LSB <sup>4</sup>         | 5                         |
| $E_{FS}$       | Full-scale error              | <ul style="list-style-type: none"> <li>12-bit modes</li> <li>&lt;12-bit modes</li> </ul>   | —<br>—                   | -4<br>-1.4               | -5.4<br>-1.8                 | LSB <sup>4</sup>         | $V_{ADIN} = V_{DDA}$<br>5 |

Table continues on the next page...

**Table 19. 12-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)**

| Symbol       | Description         | Conditions <sup>1</sup>                         | Min.                   | Typ. <sup>2</sup> | Max.      | Unit             | Notes   |
|--------------|---------------------|---|------------------------|-------------------|-----------|------------------|---|
| $E_Q$        | Quantization error  | • 12-bit modes                                  | —                      | —                 | $\pm 0.5$ | LSB <sup>4</sup> |   |
| $E_{IL}$     | Input leakage error |   | $I_{in} \times R_{AS}$ |                   |           | mV               | $I_{in}$ = leakage current (refer to the MCU's voltage and current operating ratings) |
|              | Temp sensor slope   | Across the full temperature range of the device | —                      | 1.715             | —         | mV/°C            |   |
| $V_{TEMP25}$ | Temp sensor voltage | 25 °C   | —                      | 719               | —         | mV               |   |

1. All accuracy numbers assume the ADC is calibrated with  $V_{REFH} = V_{DDA}$
2. Typical values assume  $V_{DDA} = 3.0$  V, Temp = 25°C,  $f_{ADCK} = 2.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
3. The ADC supply current depends on the ADC conversion clock speed, conversion rate and the ADLPC bit (low power). For lowest power operation the ADLPC bit must be set, the HSC bit must be clear with 1 MHz ADC conversion clock speed.
4.  $1 \text{ LSB} = (V_{REFH} - V_{REFL})/2^N$
5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)

**Figure 7. Typical ENOB vs. ADC\_CLK for 12-bit single-ended mode**

## 6.6.2 CMP and 6-bit DAC electrical specifications

**Table 20. Comparator and 6-bit DAC electrical specifications**

| Symbol      | Description  | Min.           | Typ. | Max.     | Unit             |
|-------------|--|----------------|------|----------|------------------|
| $V_{DD}$    | Supply voltage   | 1.71           | —    | 3.6      | V                |
| $I_{DDHS}$  | Supply current, high-speed mode (EN = 1, PMODE = 1)    | —              | —    | 200      | $\mu$ A          |
| $I_{DDLs}$  | Supply current, low-speed mode (EN = 1, PMODE = 0)     | —              | —    | 20       | $\mu$ A          |
| $V_{AIN}$   | Analog input voltage                                   | $V_{SS}$       | —    | $V_{DD}$ | V                |
| $V_{AIO}$   | Analog input offset voltage                            | —              | —    | 20       | mV               |
| $V_H$       | Analog comparator hysteresis <sup>1</sup>              |                |      |          |                  |
|             | • CR0[HYSTCTR] = 00                                    | —              | 5    | —        | mV               |
|             | • CR0[HYSTCTR] = 01                                    | —              | 10   | —        | mV               |
|             | • CR0[HYSTCTR] = 10                                    | —              | 20   | —        | mV               |
|             | • CR0[HYSTCTR] = 11                                    | —              | 30   | —        | mV               |
| $V_{CMPOh}$ | Output high  | $V_{DD} - 0.5$ | —    | —        | V                |
| $V_{CMPOl}$ | Output low   | —              | —    | 0.5      | V                |
| $t_{DHS}$   | Propagation delay, high-speed mode (EN = 1, PMODE = 1) | 20             | 50   | 200      | ns               |
| $t_{DLS}$   | Propagation delay, low-speed mode (EN = 1, PMODE = 0)  | 80             | 250  | 600      | ns               |
|             | Analog comparator initialization delay <sup>2</sup>    | —              | —    | 40       | $\mu$ s          |
| $I_{DAC6b}$ | 6-bit DAC current adder (enabled)                      | —              | 7    | —        | $\mu$ A          |
| INL         | 6-bit DAC integral non-linearity                       | −0.5           | —    | 0.5      | LSB <sup>3</sup> |
| DNL         | 6-bit DAC differential non-linearity                   | −0.3           | —    | 0.3      | LSB              |

1. Typical hysteresis is measured with input voltage range limited to 0.7 to  $V_{DD} - 0.7$  V.

2. Comparator initialization delay is defined as the time between software writes to change control inputs (writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.

3. 1 LSB =  $V_{reference}/64$






Figure 11. Offset at half scale vs. temperature

## 6.7 Timers

See General switching specifications.

## 6.8 Communication interfaces

### 6.8.1 SPI switching specifications

The Serial Peripheral Interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. See the SPI chapter of the chip's Reference Manual for information about the modified transfer formats used for communicating with slower peripheral devices.

## Peripheral operating requirements and behaviors

All timing is shown with respect to 20%  $V_{DD}$  and 80%  $V_{DD}$  thresholds, unless noted, as well as input signal transitions of 3 ns and a 30 pF maximum load on all SPI pins.

**Table 23. SPI master mode timing on slew rate disabled pads**

| Num. | Symbol       | Description                    | Min.                  | Max.                     | Unit        | Note |
|------|--------------|--------------------------------|-----------------------|--------------------------|-------------|------|
| 1    | $f_{op}$     | Frequency of operation         | $f_{periph}/2048$     | $f_{periph}/2$           | Hz          | 1    |
| 2    | $t_{SPSCK}$  | SPSCK period                   | $2 \times t_{periph}$ | $2048 \times t_{periph}$ | ns          | 2    |
| 3    | $t_{Lead}$   | Enable lead time               | 1/2                   | —                        | $t_{SPSCK}$ | —    |
| 4    | $t_{Lag}$    | Enable lag time                | 1/2                   | —                        | $t_{SPSCK}$ | —    |
| 5    | $t_{WSPSCK}$ | Clock (SPSCK) high or low time | $t_{periph} - 30$     | $1024 \times t_{periph}$ | ns          | —    |
| 6    | $t_{SU}$     | Data setup time (inputs)       | 16                    | —                        | ns          | —    |
| 7    | $t_{HI}$     | Data hold time (inputs)        | 0                     | —                        | ns          | —    |
| 8    | $t_v$        | Data valid (after SPSCK edge)  | —                     | 10                       | ns          | —    |
| 9    | $t_{HO}$     | Data hold time (outputs)       | 0                     | —                        | ns          | —    |
| 10   | $t_{RI}$     | Rise time input                | —                     | $t_{periph} - 25$        | ns          | —    |
|      | $t_{FI}$     | Fall time input                |                       |                          |             |      |
| 11   | $t_{RO}$     | Rise time output               | —                     | 25                       | ns          | —    |
|      | $t_{FO}$     | Fall time output               |                       |                          |             |      |

1. For SPI0  $f_{periph}$  is the bus clock ( $f_{BUS}$ ).
2.  $t_{periph} = 1/f_{periph}$

**Table 24. SPI master mode timing on slew rate enabled pads**


| Num. | Symbol       | Description                    | Min.                  | Max.                     | Unit        | Note |
|------|--------------|--------------------------------|-----------------------|--------------------------|-------------|------|
| 1    | $f_{op}$     | Frequency of operation         | $f_{periph}/2048$     | $f_{periph}/2$           | Hz          | 1    |
| 2    | $t_{SPSCK}$  | SPSCK period                   | $2 \times t_{periph}$ | $2048 \times t_{periph}$ | ns          | 2    |
| 3    | $t_{Lead}$   | Enable lead time               | 1/2                   | —                        | $t_{SPSCK}$ | —    |
| 4    | $t_{Lag}$    | Enable lag time                | 1/2                   | —                        | $t_{SPSCK}$ | —    |
| 5    | $t_{WSPSCK}$ | Clock (SPSCK) high or low time | $t_{periph} - 30$     | $1024 \times t_{periph}$ | ns          | —    |
| 6    | $t_{SU}$     | Data setup time (inputs)       | 96                    | —                        | ns          | —    |
| 7    | $t_{HI}$     | Data hold time (inputs)        | 0                     | —                        | ns          | —    |
| 8    | $t_v$        | Data valid (after SPSCK edge)  | —                     | 52                       | ns          | —    |
| 9    | $t_{HO}$     | Data hold time (outputs)       | 0                     | —                        | ns          | —    |
| 10   | $t_{RI}$     | Rise time input                | —                     | $t_{periph} - 25$        | ns          | —    |
|      | $t_{FI}$     | Fall time input                |                       |                          |             |      |
| 11   | $t_{RO}$     | Rise time output               | —                     | 36                       | ns          | —    |
|      | $t_{FO}$     | Fall time output               |                       |                          |             |      |

1. For SPI0  $f_{periph}$  is the bus clock ( $f_{BUS}$ ).
2.  $t_{periph} = 1/f_{periph}$

## 8.1 KL05 signal multiplexing and pin assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

| 48<br>LQFP | 32<br>QFN | 32<br>LQFP | 24<br>QFN | Pin Name                        | Default               | ALT0                  | ALT1                            | ALT2      | ALT3       |
|------------|-----------|------------|-----------|---------------------------------|-----------------------|-----------------------|---------------------------------|-----------|------------|
| 1          | 1         | 1          | 1         | PTB6/<br>IRQ_2/<br>LPTMR0_ALT3  | DISABLED              | DISABLED              | PTB6/<br>IRQ_2/<br>LPTMR0_ALT3  | TPM0_CH3  | TPM_CLKIN1 |
| 2          | 2         | 2          | 2         | PTB7/<br>IRQ_3                  | DISABLED              | DISABLED              | PTB7/<br>IRQ_3                  | TPM0_CH2  |            |
| 3          | —         | —          | —         | PTA14                           | DISABLED              | DISABLED              | PTA14                           |           | TPM_CLKIN0 |
| 4          | —         | —          | —         | PTA15                           | DISABLED              | DISABLED              | PTA15                           |           | CLKOUT     |
| 5          | 3         | 3          | 3         | VDD                             | VDD                   | VDD                   |                                 |           |            |
| 6          | 4         | 4          | 3         | VREFH                           | VREFH                 | VREFH                 |                                 |           |            |
| 7          | 5         | 5          | 4         | VREFL                           | VREFL                 | VREFL                 |                                 |           |            |
| 8          | 6         | 6          | 4         | VSS                             | VSS                   | VSS                   |                                 |           |            |
| 9          | 7         | 7          | 5         | PTA3                            | EXTAL0                | EXTAL0                | PTA3                            | I2C0_SCL  | I2C0_SDA   |
| 10         | 8         | 8          | 6         | PTA4/<br>LLWU_P0                | XTAL0                 | XTAL0                 | PTA4/<br>LLWU_P0                | I2C0_SDA  | I2C0_SCL   |
| 11         | —         | —          | —         | VSS                             | VSS                   | VSS                   |                                 |           |            |
| 12         | —         | —          | —         | PTB18                           | DISABLED              | DISABLED              | PTB18                           |           |            |
| 13         | —         | —          | —         | PTB19                           | DISABLED              | DISABLED              | PTB19                           |           |            |
| 14         | 9         | 9          | 7         | PTA5/<br>LLWU_P1/<br>RTC_CLK_IN | DISABLED              | DISABLED              | PTA5/<br>LLWU_P1/<br>RTC_CLK_IN | TPM0_CH5  | SPI0_SS_b  |
| 15         | 10        | 10         | 8         | PTA6/<br>LLWU_P2                | DISABLED              | DISABLED              | PTA6/<br>LLWU_P2                | TPM0_CH4  | SPI0_MISO  |
| 16         | 11        | 11         | —         | PTB8                            | ADC0_SE11             | ADC0_SE11             | PTB8                            | TPM0_CH3  |            |
| 17         | 12        | 12         | —         | PTB9                            | ADC0_SE10             | ADC0_SE10             | PTB9                            | TPM0_CH2  |            |
| 18         | —         | —          | —         | PTA16/<br>IRQ_4                 | DISABLED              | DISABLED              | PTA16/<br>IRQ_4                 |           |            |
| 19         | —         | —          | —         | PTA17/<br>IRQ_5                 | DISABLED              | DISABLED              | PTA17/<br>IRQ_5                 |           |            |
| 20         | —         | —          | —         | PTA18/<br>IRQ_6                 | DISABLED              | DISABLED              | PTA18/<br>IRQ_6                 |           |            |
| 21         | 13        | 13         | 9         | PTB10                           | ADC0_SE9/<br>TSIO_IN7 | ADC0_SE9/<br>TSIO_IN7 | PTB10                           | TPM0_CH1  |            |
| 22         | 14        | 14         | 10        | PTB11                           | ADC0_SE8/<br>TSIO_IN6 | ADC0_SE8/<br>TSIO_IN6 | PTB11                           | TPM0_CH0  |            |
| 23         | 15        | 15         | 11        | PTA7/<br>IRQ_7/<br>LLWU_P3      | ADC0_SE7/<br>TSIO_IN5 | ADC0_SE7/<br>TSIO_IN5 | PTA7/<br>IRQ_7/<br>LLWU_P3      | SPI0_MISO | SPI0_MOSI  |
| 24         | 16        | 16         | 12        | PTB0/<br>IRQ_8/<br>LLWU_P4      | ADC0_SE6/<br>TSIO_IN4 | ADC0_SE6/<br>TSIO_IN4 | PTB0/<br>IRQ_8/<br>LLWU_P4      | EXTRG_IN  | SPI0_SCK   |



**Figure 18. KL05 32-pin QFN pinout diagram**

## **How to Reach Us:**

### **Home Page:**

[www.freescale.com](http://www.freescale.com)

### **Web Support:**

<http://www.freescale.com/support>

### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor  
Technical Information Center, EL516  
2100 East Elliot Road  
Tempe, Arizona 85284  
+1-800-521-6274 or +1-480-768-2130  
[www.freescale.com/support](http://www.freescale.com/support)

### **Europe, Middle East, and Africa:**

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[www.freescale.com/support](http://www.freescale.com/support)

### **Japan:**

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064  
Japan  
0120 191014 or +81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

### **Asia/Pacific:**

Freescale Semiconductor China Ltd.  
Exchange Building 23F  
No. 118 Jianguo Road  
Chaoyang District  
Beijing 100022  
China  
+86 10 5879 8000  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductors products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claims alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-complaint and/or non-Pb-free counterparts. For further information, see <http://www.freescale.com> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <http://www.freescale.com/epp>.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2012 Freescale Semiconductor, Inc.

