



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	22
Program Memory Size	14KB (8K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	368 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 6V
Data Converters	A/D 5x8b
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c76-20-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

FIGURE 4-3: PIC16C76/77 PROGRAM MEMORY MAP AND STACK



4.2 Data Memory Organization

 Applicable Devices

 72
 73
 73
 74
 74
 76
 77

The data memory is partitioned into multiple banks which contain the General Purpose Registers and the Special Function Registers. Bits RP1 and RP0 are the bank select bits.

RP1:RP0 (STATUS<6:5>)

- = 00 \rightarrow Bank0
- = 01 \rightarrow Bank1
- = $10 \rightarrow \text{Bank2}$
- = 11 \rightarrow Bank3

Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the Special Function Registers. Above the Special Function Registers are General Purpose Registers, implemented as static RAM. All implemented banks contain special function registers. Some "high use" special function registers from one bank may be mirrored in another bank for code reduction and quicker access.

4.2.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly, or indirectly through the File Select Register FSR (Section 4.5).

FIGURE 4-11: PIE1 REGISTER PIC16C73/73A/74/74A/76/77 (ADDRESS 8Ch)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	R	= Readable bit
bit7							bit0	W	= Writable bit = Unimplemented bit
									read as '0'
	(1)							- n	= Value at POR reset
bit 7:	PSPIE ⁽¹⁾ :	Parallel S	lave Port	Read/Writ	e Interrupt	Enable bit			
	1 = Enabl	es the PS	P read/wr	ite interrup	ot •••				
	0 = Disab	les the PS	P read/wi		pt				
bit 6:	ADIE: A/E	Converte	er Interrup	t Enable b	bit				
	1 = Enable 0 = Disable 0	les the Α/L) interrupt	ŀ					
hit E.				.nt Enchla	hit				
DIL D.	1 – Enabl	AKI KECE		ve interru) DIL Dt				
	0 = Disab	les the US	SART rece	ive interru	ipt				
bit 4:	TXIE: US	ART Trans	mit Interru	upt Enable	e bit				
	1 = Enabl	es the US	ART trans	mit interru	upt				
	0 = Disab	les the US	SART trans	smit interr	upt				
bit 3:	SSPIE: S	ynchronou	is Serial F	ort Interru	pt Enable b	oit			
	1 = Enabl	es the SS	P interrup	t					
	0 = Disab	les the SS	SP interrup	ot					
bit 2:	CCP1IE:	CCP1 Inte	rrupt Ena	ble bit					
	1 = Enabl	es the CC	P1 interru	pt					
	0 = Disab	les the CC	P1 Interru	lpt					
bit 1:	TMR2IE:	TMR2 to F	PR2 Match	Interrupt	Enable bit				
	1 = Enable 0 = Disable 1	es the TM		2 match in 2 match ir	terrupt				
L:4 0.									
DIT U:	1 MR11E:	IMR1 OVE	R1 overflo	rrupt Enat					
	0 = Disab	les the TM	IR1 overfl	ow interru	Dt				
	2.2.0				1				
Note 1:	PIC16C7	3/73A/76 d	devices do	not have	a Parallel S	Slave Port i	implemente	d, t	his bit location is reserved
	on these	devices, a	lways mai	ntain this l	bit clear.				

4.2.2.6 PIE2 REGISTER Applicable Devices 72 73 73 74 74 76 77

This register contains the individual enable bit for the CCP2 peripheral interrupt.

FIGURE 4-14: PIE2 REGISTER (ADDRESS 8Dh)



FIGURE 10-1: CCP1CON REGISTER (ADDRESS 17h)/CCP2CON REGISTER (ADDRESS 1Dh)

<u>U-0</u>	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	CCPxX	CCPxY	CCPxM3	CCPxM2	CCPxM1	CCPxM0	R = Readable bit
bit7							bit0	W = Writable bit
								U = Unimplemented bit,
								- n =Value at POR reset
bit 7-6:	Unim	plemente	d: Read a	s '0'				
bit 5-4:	CCPx Captu Comp PWM	X:CCPxY ire Mode: bare Mode Mode: Th	: PWM Le Unused : Unused ese bits a	ast Signific re the two L	ant bits .Sbs of the F	PWM duty c	cycle. The eig	ht MSbs are found in CCPRxL.
bit 3-0:	CCPx 0000 0100 0101 0110 0111 1000 1001 1010 1011	M3:CCPx = Capture = Capture = Capture = Capture = Capture = Compar = Compar = Compar and sta = PWM m	MO : CCP2 a/Compare a mode, ev a mode, ev re mode, g re mode, t re mode, t re mode, t re mode, t re mode, t re mode, t	K Mode Sele (PWM off (very falling e very rising e very 4th risin very 16th risin very 16t	ect bits resets CCP: edge ng edge n match (CC on match (CC al event (CC n (if A/D mod	x module) CPxIF bit is CCPxIF bit is upt on matc CPxIF bit is dule is enab	set) is set) h (CCPxIF b set; CCP1 re iled))	it is set, CCPx pin is unaffected) sets TMR1; CCP2 resets TMR1

10.1 <u>Capture Mode</u>

Applicable Devices

72 73 73A 74 74A 76 77

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on pin RC2/CCP1. An event is defined as:

- · Every falling edge
- · Every rising edge
- Every 4th rising edge
- Every 16th rising edge

An event is selected by control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit CCP1IF (PIR1<2>) is set. It must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value will be lost.

10.1.1 CCP PIN CONFIGURATION

In Capture mode, the RC2/CCP1 pin should be configured as an input by setting the TRISC<2> bit.

Note:	If the RC2/CCP1 is configured as an out-
	put, a write to the port can cause a capture
	condition.

FIGURE 10-2: CAPTURE MODE OPERATION BLOCK DIAGRAM



10.1.2 TIMER1 MODE SELECTION

Timer1 must be running in timer mode or synchronized counter mode for the CCP module to use the capture feature. In asynchronous counter mode, the capture operation may not work.

10.1.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE1<2>) clear to avoid false interrupts and should clear the flag bit CCP1IF following any such change in operating mode.

11.0 SYNCHRONOUS SERIAL PORT (SSP) MODULE

11.1 <u>SSP Module Overview</u>

The Synchronous Serial Port (SSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc. The SSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C)

The SSP module in I^2C mode works the same in all PIC16C7X devices that have an SSP module. However the SSP Module in SPI mode has differences between the PIC16C76/77 and the other PIC16C7X devices.

The register definitions and operational description of SPI mode has been split into two sections because of the differences between the PIC16C76/77 and the other PIC16C7X devices. The default reset values of both the SPI modules is the same regardless of the device:

11.2	SPI Mode for PIC16C72/73/73A/74/74A78	В
11.3	SPI Mode for PIC16C76/7783	3
11.4	I2C [™] Overview89	Э
11.5	SSP I2C Operation	3

Refer to Application Note AN578, "Use of the SSP Module in the l^2C Multi-Master Environment."

11.2 SPI Mode for PIC16C72/73/73A/74/74A

This section contains register definitions and operational characteristics of the SPI module for the PIC16C72, PIC16C73, PIC16C73A, PIC16C74, PIC16C74A.

FIGURE 11-1: SSPSTAT: SYNC SERIAL PORT STATUS REGISTER (ADDRESS 94h)

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0	
		D/Ā	Р	S	R/W	UA	BF	R = Readable bit
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n =Value at POR reset
bit 7-6:	Unimpl	emented	: Read as	'0'				
bit 5:	D/A : Da 1 = India 0 = India	ta/Addres cates that cates that	ss bit (l ² C the last b the last b	mode only) yte receive yte receive	d or transmit d or transmit	ted was da ted was ad	ta dress	
bit 4:	P : Stop 1 = India 0 = Stop	bit (I ² C m cates that b bit was i	ode only. a stop bit	This bit is c has been o ed last	leared when detected last	the SSP m (this bit is	odule is disa '0' on RESE	abled, SSPEN is cleared) T)
bit 3:	S : Start 1 = India 0 = Star	bit (I ² C m cates that t bit was	node only. a start bit not detect	This bit is c has been ed last	leared when detected lasi	the SSP n t (this bit is	nodule is disa '0' on RESE	abled, SSPEN is cleared) T)
bit 2:	R/W : Re This bit match to 1 = Rea 0 = Writ	ead/Write holds the o the next d e	bit informa R/W bit i start bit, s	ation (I ² C n nformation stop bit, or	node only) following the ACK bit.	e last addre	ess match. T	his bit is valid from the address
bit 1:	UA : Upo 1 = Indio 0 = Add	date Addr cates that ress does	ess (10-bi the user i not need	t I ² C mode needs to up to be upda	only) odate the add ated	dress in the	SSPADD re	gister
bit 0:	BF: Buf	fer Full St	atus bit					
	<u>Receive</u> 1 = Rec 0 = Rec	e (SPI and eive comp eive not c	I I ² C mode plete, SSF complete, \$	es) PBUF is full SSPBUF is	empty			
	<u>Transmi</u> 1 = Tran 0 = Tran	t (I ² C mo smit in pr smit com	de only) ogress, St plete, SSF	SPBUF is f PBUF is em	ull ipty			

To enable the serial port, SSP enable bit SSPEN (SSPCON<5>) must be set. To reset or reconfigure SPI mode, clear enable bit SSPEN, re-initialize SSPCON register, and then set enable bit SSPEN. This configures the SDI, SDO, SCK, and SS pins as serial port pins. For the pins to behave as the serial port function, they must have their data direction bits (in the TRIS register) appropriately programmed. That is:

- SDI must have TRISC<4> set
- SDO must have TRISC<5> cleared
- SCK (Master mode) must have TRISC<3> cleared
- SCK (Slave mode) must have TRISC<3> set
- <u>SS</u> must have TRISA<5> set (if implemented)

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value. An example would be in master mode where you are only sending data (to a display driver), then both SDI and SS could be used as general purpose outputs by clearing their corresponding TRIS register bits.

Figure 11-4 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge, and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- Master sends data Slave sends data
- · Master sends dummy data Slave sends data

FIGURE 11-4: SPI MASTER/SLAVE CONNECTION

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2) is to broadcast data by the software protocol.

In master mode the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SCK output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "line activity monitor" mode.

In slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched interrupt flag bit SSPIF (PIR1<3>) is set.

The clock polarity is selected by appropriately programming bit CKP (SSPCON<4>). This then would give waveforms for SPI communication as shown in Figure 11-5 and Figure 11-6 where the MSB is transmitted first. In master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or TCY)
- Fosc/16 (or 4 TCY)
- Fosc/64 (or 16 TCY)
- Timer2 output/2

This allows a maximum bit clock frequency (at 20 MHz) of 5 MHz. When in slave mode the external clock must meet the minimum high and low times.

In sleep mode, the slave can transmit and receive data and wake the device from sleep.



11.4.2 ADDRESSING I²C DEVICES

There are two address formats. The simplest is the 7-bit address format with a R/\overline{W} bit (Figure 11-15). The more complex is the 10-bit address with a R/\overline{W} bit (Figure 11-16). For 10-bit address format, two bytes must be transmitted with the first five bits specifying this to be a 10-bit address.

FIGURE 11-15: 7-BIT ADDRESS FORMAT



FIGURE 11-16: I²C 10-BIT ADDRESS FORMAT



11.4.3 TRANSFER ACKNOWLEDGE

All data must be transmitted per byte, with no limit to the number of bytes transmitted per data transfer. After each byte, the slave-receiver generates an acknowledge bit (\overline{ACK}) (Figure 11-17). When a slave-receiver doesn't acknowledge the slave address or received data, the master must abort the transfer. The slave must leave SDA high so that the master can generate the STOP condition (Figure 11-14).

FIGURE 11-17: SLAVE-RECEIVER ACKNOWLEDGE



If the master is receiving the data (master-receiver), it generates an acknowledge signal for each received byte of data, except for the last byte. To signal the end of data to the slave-transmitter, the master does not generate an acknowledge (not acknowledge). The slave then releases the SDA line so the master can generate the STOP condition. The master can also generate the STOP condition during the acknowledge pulse for valid termination of data transfer.

If the slave needs to delay the transmission of the next byte, holding the SCL line low will force the master into a wait state. Data transfer continues when the slave releases the SCL line. This allows the slave to move the received data or fetch the data it needs to transfer before allowing the clock to start. This wait state technique can also be implemented at the bit level, Figure 11-18. The slave will inherently stretch the clock, when it is a transmitter, but will not when it is a receiver. The slave will have to clear the SSPCON<4> bit to enable clock stretching when it is a receiver.



FIGURE 11-18: DATA TRANSFER WAIT STATE

11.5.1.3 TRANSMISSION

When the $R\overline{W}$ bit of the incoming address byte is set and an address match occurs, the $R\overline{W}$ bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The \overline{ACK} pulse will be sent on the ninth bit, and pin RC3/SCK/SCL is held low. The transmit data must be loaded into the SSP-BUF register, which also loads the SSPSR register. Then pin RC3/SCK/SCL should be enabled by setting bit CKP (SSPCON<4>). The master must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master by stretching the clock. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 11-26). An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF must be cleared in software, and the SSPSTAT register is used to determine the status of the byte. Flag bit SSPIF is set on the falling edge of the ninth clock pulse.

As a slave-transmitter, the \overline{ACK} pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line was high (not \overline{ACK}), then the data transfer is complete. When the \overline{ACK} is latched by the slave, the slave logic is reset (resets SSPSTAT register) and the slave then monitors for another occurrence of the START bit. If the SDA line was low (\overline{ACK}), the transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then pin RC3/SCK/SCL should be enabled by setting bit CKP.



FIGURE 11-26: I²C WAVEFORMS FOR TRANSMISSION (7-BIT ADDRESS)

12.0 UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART)

Applicable Devices

72 73 73A 74 74A 76 77

The Universal Synchronous Asynchronous Receiver Transmitter (USART) module is one of the two serial I/O modules. (USART is also known as a Serial Communications Interface or SCI). The USART can be configured as a full duplex asynchronous system that can communicate with peripheral devices such as CRT terminals and personal computers, or it can be configured as a half duplex synchronous system that can communicate with peripheral devices such as A/D or D/A integrated circuits, Serial EEPROMs etc.

The USART can be configured in the following modes:

- Asynchronous (full duplex)
- Synchronous Master (half duplex)
- Synchronous Slave (half duplex)

Bit SPEN (RCSTA<7>), and bits TRISC<7:6>, have to be set in order to configure pins RC6/TX/CK and RC7/ RX/DT as the Universal Synchronous Asynchronous Receiver Transmitter.

FIGURE 12-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER (ADDRESS 98h)

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0	
CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	R = Readable bit
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n =Value at POR reset
bit 7:	CSRC: Clo	ck Source	Select bit					
	Asynchrone Don't care	<u>ous mode</u>						
	Synchrono 1 = Master 0 = Slave n	<u>us mode</u> mode (Clo node (Cloc	ock generat k from exte	ed interna rnal sourc	lly from BR e)	G)		
bit 6:	TX9 : 9-bit 7 1 = Selects 0 = Selects	ransmit Er 9-bit trans 8-bit trans	nable bit mission mission					
bit 5:	TXEN : Tran 1 = Transm 0 = Transm Note: SREI	ismit Enab it enabled it disabled N/CREN ov	le bit verrides TX	EN in SYN	NC mode.			
bit 4:	SYNC : US/ 1 = Synchr 0 = Asynch	ART Mode onous moo ronous mo	Select bit le ode					
bit 3:	Unimplem	ented: Rea	ad as '0'					
bit 2:	BRGH: Hig	h Baud Ra	te Select b	it				
	Asynchrono 1 = High sp	<u>ous mode</u> beed						
	Note:	For the P rience a h baud rate or use the	C16C73/73 iigh rate of than BRG PIC16C76	3A/74/74A receive er H = 0 can 5/77.	, the async rors. It is re support, re	hronous hi commende efer to the	igh speed m ed that BRG device errat	ode (BRGH = 1) may expe- H = 0. If you desire a higher a for additional information,
	0 = Low sp	eed						
	Synchrono Unused in t	<u>us mode</u> this mode						
bit 1:	TRMT : Trar 1 = TSR en 0 = TSR ful	nsmit Shift npty II	Register St	atus bit				
bit 0:	TX9D : 9th I	bit of trans	mit data. Ca	an be parit	y bit.			

12.2.2 USART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 12-10. The data is received on the RC7/RX/DT pin and drives the data recovery block. The data recovery block is actually a high speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc.

Once Asynchronous mode is selected, reception is enabled by setting bit CREN (RCSTA<4>).

The heart of the receiver is the receive (serial) shift register (RSR). After sampling the STOP bit, the received data in the RSR is transferred to the RCREG register (if it is empty). If the transfer is complete, flag bit RCIF (PIR1<5>) is set. The actual interrupt can be enabled/ disabled by setting/clearing enable bit RCIE (PIE1<5>). Flag bit RCIF is a read only bit which is cleared by the hardware. It is cleared when the RCREG register has been read and is empty. The RCREG is a

FIGURE 12-10: USART RECEIVE BLOCK DIAGRAM

double buffered register, i.e. it is a two deep FIFO. It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte begin shifting to the RSR register. On the detection of the STOP bit of the third byte, if the RCREG register is still full then overrun error bit OERR (RCSTA<1>) will be set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Overrun bit OERR has to be cleared in software. This is done by resetting the receive logic (CREN is cleared and then set). If bit OERR is set, transfers from the RSR register to the RCREG register are inhibited, so it is essential to clear error bit OERR if it is set. Framing error bit FERR (RCSTA<2>) is set if a stop bit is detected as clear. Bit FERR and the 9th receive bit are buffered the same way as the receive data. Reading the RCREG, will load bits RX9D and FERR with new values, therefore it is essential for the user to read the RCSTA register before reading RCREG register in order not to lose the old FERR and RX9D information.







12.3 USART Synchronous Master Mode

Applicable Devices 72 73 73A 74 74A 76 77

In Synchronous Master mode, the data is transmitted in a half-duplex manner i.e. transmission and reception do not occur at the same time. When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTA<4>). In addition enable bit SPEN (RCSTA<7>) is set in order to configure the RC6/TX/CK and RC7/RX/DT I/O pins to CK (clock) and DT (data) lines respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting bit CSRC (TXSTA<7>).

12.3.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 12-7. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer register TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once the TXREG register transfers the data to the TSR register (occurs in one Tcycle), the TXREG is empty and interrupt bit, TXIF (PIR1<4>) is set. The interrupt can be enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. TRMT is a read only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory so it is not available to the user.

Transmission is enabled by setting enable bit TXEN (TXSTA<5>). The actual transmission will not occur until the TXREG register has been loaded with data. The first data bit will be shifted out on the next available rising edge of the clock on the CK line. Data out is stable around the falling edge of the synchronous clock (Figure 12-12). The transmission can also be started by first loading the TXREG register and then setting bit TXEN (Figure 12-13). This is advantageous when slow baud rates are selected, since the BRG is kept in reset when bits TXEN, CREN, and SREN are clear. Setting enable bit TXEN will start the BRG, creating a shift clock immediately. Normally when transmission is first started, the TSR register is empty, so a transfer to the TXREG register will result in an immediate transfer to TSR resulting in an empty TXREG. Back-to-back transfers are possible.

Clearing enable bit TXEN, during a transmission, will cause the transmission to be aborted and will reset the transmitter. The DT and CK pins will revert to hi-impedance. If either bit CREN or bit SREN is set, during a transmission, the transmission is aborted and the DT pin reverts to a hi-impedance state (for a reception). The CK pin will remain an output if bit CSRC is set (internal clock). The transmitter logic however is not reset although it is disconnected from the pins. In order to reset the transmitter, the user has to clear bit TXEN. If bit SREN is set (to interrupt an on-going transmission and receive a single word), then after the single word is received, bit SREN will be cleared and the serial port will revert back to transmitting since bit TXEN is still set. The DT line will immediately switch from hi-impedance receive mode to transmit and start driving. To avoid this, bit TXEN should be cleared.

In order to select 9-bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit should be written to bit TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG can result in an immediate transfer of the data to the TSR register (if the TSR is empty). If the TSR was empty and the TXREG was written before writing the "new" TX9D, the "present" value of bit TX9D is loaded.

Steps to follow when setting up a Synchronous Master Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate (Section 12.1).
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.
- 3. If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set bit TX9.
- 5. Enable the transmission by setting bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.

Applicable Devices 72 73 73A 74 74A 76 77





Param No.	Sym	Characteristic			Min	Тур†	Max	Units	Conditions
40*	Tt0H	T0CKI High Pulse Width		No Prescaler	0.5Tcy + 20	—	—	ns	Must also meet
				With Prescaler	10	_	_	ns	parameter 42
41*	Tt0L	T0CKI Low Pulse W	/idth	No Prescaler	0.5TCY + 20	—	—	ns	Must also meet
				With Prescaler	10	—	—	ns	parameter 42
42*	Tt0P	T0CKI Period		No Prescaler	Tcy + 40	-	—	ns	
				With Prescaler	Greater of:	-	-	ns	N = prescale value
					20 or <u>Tcy + 40</u>				(2, 4,, 256)
15*	T+1 LI	T1CKI High Time	Superropour, F	Proposlar 1					Must also most
40			Synchronous, P		0.5101 + 20	-	_	ns	narameter 47
			Prescaler –		15			115	
			2,4,8	FICTOLOTX	25			115	
			Asynchronous	PIC16 C 7X	30	-	—	ns	
				PIC16 LC 7X	50	_	—	ns]
46*	Tt1L	T1CKI Low Time	Synchronous, F	rescaler = 1	0.5Tcy + 20	—	—	ns	Must also meet
			Synchronous,	PIC16 C 7X	15	—	—	ns	parameter 47
			Prescaler = 2,4,8	PIC16 LC 7X	25	-	_	ns	
			Asynchronous	PIC16 C 7X	30	—	—	ns]
				PIC16 LC 7X	50	—	—	ns	
47*	Tt1P	T1CKI input period	Synchronous	PIC16 C 7X	Greater of:	-	—	ns	N = prescale value
					30 OR <u>TCY + 40</u>				(1, 2, 4, 8)
					N				
				PIC16LC/X	Greater of:				N = prescale value
					50 OR <u>TCY + 40</u> N				(1, 2, 4, 0)
			Asynchronous	PIC16C7X	60	_		ns	
				PIC16LC7X	100	-		ns	-
	Ft1	Timer1 oscillator inc	ut frequency rar	nae	DC	- 1	200	kHz	
		(oscillator enabled b	y setting bit T1C	SCEN)					
48	TCKEZtmr1	Delay from external	clock edge to tir	ner increment	2Tosc	- 1	7Tosc	—	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 72 73 73A 74 74A 76 77

18.5 <u>Timing Diagrams and Specifications</u>



FIGURE 18-2: EXTERNAL CLOCK TIMING

TABLE 18-2: EXTERNAL CLOCK TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
	Fosc	External CLKIN Frequency	DC	_	4	MHz	XT and RC osc mode
		(Note 1)	DC	—	4	MHz	HS osc mode (-04)
			DC	—	10	MHz	HS osc mode (-10)
			DC	—	20	MHz	HS osc mode (-20)
			DC	—	200	kHz	LP osc mode
		Oscillator Frequency	DC	—	4	MHz	RC osc mode
		(Note 1)	0.1	—	4	MHz	XT osc mode
			4	—	20	MHz	HS osc mode
			5	—	200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250	—	—	ns	XT and RC osc mode
		(Note 1)	250	—	—	ns	HS osc mode (-04)
			100	—	-	ns	HS osc mode (-10)
			50	—	-	ns	HS osc mode (-20)
			5	—	—	μs	LP osc mode
		Oscillator Period	250	—	—	ns	RC osc mode
		(Note 1)	250	—	10,000	ns	XT osc mode
			250	—	250	ns	HS osc mode (-04)
			100	—	250	ns	HS osc mode (-10)
			50	—	250	ns	HS osc mode (-20)
			5	—	—	μs	LP osc mode
2	Тсү	Instruction Cycle Time (Note 1)	200	—	DC	ns	TCY = 4/FOSC
3	TosL,	External Clock in (OSC1) High or	50	—	—	ns	XT oscillator
	TosH	Low Time	2.5	—	—	μs	LP oscillator
			15			ns	HS oscillator
4	TosR,	External Clock in (OSC1) Rise or	_	—	25	ns	XT oscillator
	TosF	Fall Time	—	—	50	ns	LP oscillator
			—	—	15	ns	HS oscillator

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

Applicable Devices 72 73 73A 74 74A 76 77

FIGURE 18-3: CLKOUT AND I/O TIMING



TABLE 10-3. CENCOT AND I/O HIMING NEQUINEMENTS	TABLE 18-3:	CLKOUT AND I/O TIMING REQUIREMENTS
--	-------------	---

Parameter No.	Sym	Characteristic		Min	Тур†	Мах	Units	Conditions
10*	TosH2ckL	OSC1↑ to CLKOUT↓		_	75	200	ns	Note 1
11*	TosH2ckH	OSC1↑ to CLKOUT↑		_	75	200	ns	Note 1
12*	TckR	CLKOUT rise time		_	35	100	ns	Note 1
13*	TckF	CLKOUT fall time		_	35	100	ns	Note 1
14*	TckL2ioV	CLKOUT \downarrow to Port out valid		_	_	0.5Tcy + 20	ns	Note 1
15*	TioV2ckH	Port in valid before CLKOL	0.25Tcy + 25	—	—	ns	Note 1	
16*	TckH2iol	Port in hold after CLKOUT	0	—	—	ns	Note 1	
17*	TosH2ioV	OSC1↑ (Q1 cycle) to Port out valid		—	50	150	ns	
18*	TosH2iol	OSC1 [↑] (Q2 cycle) to	PIC16 C 73/74	100	—	_	ns	
		Port input invalid (I/O in hold time)	PIC16 LC 73/74	200	—		ns	
19*	TioV2osH	Port input valid to OSC11	(I/O in setup time)	0	—	_	ns	
20*	TioR	Port output rise time	PIC16 C 73/74	—	10	25	ns	
			PIC16 LC 73/74	—	—	60	ns	
21*	TioF	Port output fall time	PIC16 C 73/74	—	10	25	ns	
			PIC16 LC 73/74	—	_	60	ns	
22††*	Tinp	INT pin high or low time		Тсү	_		ns	
23††*	Trbp	RB7:RB4 change INT high	or low time	Тсү	_		ns	

* These parameters are characterized but not tested.

†Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

these parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

Applicable Devices 72 73 73A 74 74A 76 77

		Standa	rd Opera	ting	Conditio	ons (ur	lless otherwise stated)
		Operating temperature $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for				\leq TA \leq +125°C for extended,	
		-40°C ≤				\leq TA \leq +85°C for industrial and	
DC CHA	RACIERISTICS				0°0	0° C < TA < +70°C for commercial	
		Operating voltage Von range as described in DC spec Section 19.1 and					
		Saction 10.2					
Damana	Oheneetenietie		13.2.	T	Marri	11	O an altitude
Param	Characteristic	Sym	win	livb	wax	Units	Conditions
No.				1			
	Output High Voltage						
D090	I/O ports (Note 3)	Voh	VDD - 0.7	- 1	-	V	IOH = -3.0 mA, VDD = 4.5V,
							-40°C to +85°C
			Vpp - 0 7	- I	_	V	10H = -2.5 mA VDD = 4.5V
Booon			100 0.1			Ů	-40° C to $\pm 125^{\circ}$ C
Dooo							
D092	OSCZ/CLKOUT (RC osc coniig)		VDD - 0.7	-	-	V	10H = -1.3 mA, VDD = 4.5 V,
							-40°C to +85°C
D092A			Vdd - 0.7	1 -	-	V	IOH = -1.0 mA, VDD = 4.5V,
							-40°C to +125°C
D150*	Open-Drain High Voltage	Vod	-	-	14	V	RA4 pin
	Capacitive Loading Specs on						
	Output Pins						
D100	OSC2 nin	Cosca	_	- I	15	nF	In XT HS and I P modes when exter-
		00302	_		15		not clock in used to drive OSC1
					= 0	_	
101	All I/O pins and OSC2 (in RC	CIO	-	-	50	p⊢	
D102	mode) SCL, SDA in I ² C mode	Св	-	-	400	pF	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C7X be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

Applicable Devices72737374747677FIGURE 21-16: TYPICAL IDD vs. FREQUENCY (RC MODE @ 300 pF, 25°C)



FIGURE 21-17: MAXIMUM IDD vs. FREQUENCY (RC MODE @ 300 pF, -40°C TO 85°C)



Data based on matrix samples. See first page of this section for details.

22.6 28-Lead Plastic Surface Mount (SSOP - 209 mil Body 5.30 mm) (SS)



Package Group: Plastic SSOP							
		Millimeters		Inches			
Symbol	Min	Max	Notes	Min	Мах	Notes	
α	0°	8°		0°	8 °		
А	1.730	1.990		0.068	0.078		
A1	0.050	0.210		0.002	0.008		
В	0.250	0.380		0.010	0.015		
С	0.130	0.220		0.005	0.009		
D	10.070	10.330		0.396	0.407		
E	5.200	5.380		0.205	0.212		
е	0.650	0.650	Reference	0.026	0.026	Reference	
Н	7.650	7.900		0.301	0.311		
L	0.550	0.950		0.022	0.037		
Ν	28	28		28	28		
CP	-	0.102		-	0.004		

PIC16C7X

Registers
FSR Summany 20
INDF
Summary
Summary
Maps
PIC16C73
PIC16C73A
PIC16C7421
PIC16C74A21
PIC16C7622
PIC16C7722
OPTION
Summary29
FOL Summany 20
PCI ATH
Summary
PORTB
Summary29
Reset Conditions 136
SSPBUF
Section80
SSPCON
Diagram79
SSPSR
55P51A1
Section 78
STATUS
Summary
Summary
TMR0
Summary29
Summary 29
Reset
Reset Conditions for Special Registers
RP0 bit
RP1 bit
RX9 bit
RX9D bit 100
S
S
SCK 80
SCL
SDI
SDO
Serial Communication Interface (SCI) Module, See USART
One Time Bregrommable (OTD)
Ouick-Turnaround-Production (OTP)
Serialized Quick-Turnaround Production (SOTP) 7
Slave Mode
SCL
SDA
SLEEP
SMP
Software Simulator (MPSIM) 165
SPBRG

SPBPC Register	26 28
Special Event Trigger	125
Special Features of the CPU	129
Special Function Registers	
PIC16C72	23
PIC16C73	25. 27
PIC16C73A	25 27
DIC16C74	25 27
PIC16C74A	25, 27
PIC16C76	27
PIC16C77	27
Special Function Registers. Section	23
SPEN hit	100
	~~~~
Block Diagram	80, 85
Master Mode	86
Master Mode Timing	87
Mode	80
Serial Clock	85
Sorial Data In	
Serial Data Out	85
Slave Mode Timing	88
Slave Mode Timing Diagram	87
Slave Select	85
SPI clock	88
SPI Mode	85
SSPCON	84
SSPSTAT	83
SPI Clock Edge Select bit, CKE	83
SPI Data Input Sample Phase Select hit SMP	83
SPI Modo	90
SREN bit	100
SS	80
SSP	
SSP Module Overview	77
SSP Module Overview	77
SSP Module Overview Section	77
SSP Module Overview Section SSPBUF	77 77 86
SSP Module Overview Section SSPBUF SSPCON	77 77 86 84
SSP Module Overview Section SSPBUF SSPCON SSPSR	77 77 
SSP Module Overview Section SSPBUF SSPCON SSPSR SSPSTAT	77 
SSP Module Overview Section SSPBUF SSPCON SSPSR SSPSTAT SSP in I ² C Mode - See I ² C	77 
SSP Module Overview Section SSPBUF SSPCON SSPSR SSPSTAT SSP in I ² C Mode - See I ² C	77 
SSP Module Overview Section SSPBUF SSPCON SSPSR SSPSTAT SSP in I ² C Mode - See I ² C SSPADD	
SSP Module Overview Section SSPBUF SSPCON SSPSR SSPSTAT SSP in I ² C Mode - See I ² C SSPADD SSPADD Register	
SSP Module Overview Section SSPBUF SSPCON SSPSR SSPSTAT SSP in I ² C Mode - See I ² C SSPADD SSPADD Register	
SSP Module Overview Section SSPBUF SSPCON SSPSR SSPSTAT SSP in I ² C Mode - See I ² C SSPADD SSPADD Register	
SSP Module Overview Section SSPBUF SSPCON SSPSR SSPSTAT SSP in I ² C Mode - See I ² C SSPADD SSPADD SSPADD Register SSPBUF SSPBUF SSPBUF Register SSPCON	
SSP Module Overview Section SSPBUF SSPCON SSPSR SSPSTAT SSP in I ² C Mode - See I ² C SSPADD SSPADD SSPADD Register SSPBUF SSPBUF SSPBUF Register SSPCON SSPCON Register	
SSP Module Overview	
SSP Module Overview Section SSPBUF SSPCON SSPSR SSPSTAT SSP in I ² C Mode - See I ² C SSPADD SSPADD Register SSPADD Register SSPBUF Register SSPBUF Register SSPCON SSPCON Register SSPCON Register SSPEN SSPEN SSPIE bit SSPIE bit SSPIF bit SSPM3:SSPM0 SSPOV	
SSP Module Overview Section SSPBUF SSPCON SSPSR SSPSTAT SSP in I ² C Mode - See I ² C SSPADD SSPADD Register SSPADD Register SSPBUF SSPBUF Register SSPCON SSPCON Register SSPCON Register SSPEN SSPEN SSPIE bit SSPIE bit SSPIF bit SSPM3:SSPM0 SSPOV SSPOV	
SSP Module Overview	
SSP Module Overview	
SSP Module Overview	
SSP Module Overview Section SSPBUF SSPCON SSPSR SSPSTAT SSP in I ² C Mode - See I ² C SSPADD SSPADD Register SSPADD Register SSPBUF Register SSPCON SSPCON Register SSPCON Register SSPEN SSPIE bit SSPIE bit SSPIE bit SSPIF bit SSPM3:SSPM0 SSPOV SSPSTAT SSPSTAT SSPSTAT Register 	
SSP Module Overview Section SSPBUF SSPCON SSPSR SSPSTAT SSPSTAT SSP in I ² C Mode - See I ² C SSPADD SSPADD Register SSPADD Register SSPBUF Register SSPCON SSPCON Register SSPCON Register SSPEN SSPIE bit SSPIE bit SSPIE bit SSPIF bit SSPM3:SSPM0 SSPOV SSPSTAT SSPSTAT SSPSTAT Register 24, 26 Stack Overflows Underflow	
SSP Module Overview Section SSPBUF SSPCON SSPSR SSPSTAT SSP in I ² C Mode - See I ² C SSPADD SSPADD Register SSPBUF SSPBUF Register SSPCON SSPCON Register SSPCON Register SSPEN SSPIE bit SSPIE bit SSPIE bit SSPIF bit SSPM3:SSPM0 SSPOV SSPSTAT SSPSTAT SSPSTAT Register SSPSTAT SSPSTAT Register SSPSTAT Register	
SSP Module Overview Section SSPBUF SSPCON SSPSR SSPSTAT SSP in I ² C Mode - See I ² C SSPADD SSPADD Register SSPBUF SSPBUF Register SSPCON SSPCON Register SSPCON Register SSPEN SSPIE bit SSPIE bit SSPIF bit SSPIF bit SSPM3:SSPM0 SSPOV SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT Register 24, 26 Stack Underflow Start bit, S STATUS Register	
SSP Module Overview	
SSP Module Overview	
SSP Module Overview	
SSP Module Overview Section SSPBUF SSPCON SSPSR SSPSTAT SSP in I ² C Mode - See I ² C SSPADD SSPADD Register SSPADD Register SSPBUF Register SSPCON SSPCON Register SSPEN SSPIE bit SSPIE bit SSPIE bit SSPIF bit SSPM3:SSPM0 SSPOV SSPSTAT SSPSTAT Register SSPSTAT Register SSPSTAT Register SSPSTAT Register SSPSTAT Register STATUS Register Start bit, S STATUS Register Start Dit, S STATUS Register SSPI Mode Coverflows SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSP	
SSP Module Overview Section SSPBUF SSPCON SSPSR SSPSTAT SSP in I ² C Mode - See I ² C SSPADD SSPADD Register SSPBUF Register SSPEN SSPEN SSPCON Register SSPEN SSPEN SSPIE bit SSPIE bit SSPIF bit SSPM3:SSPM0 SSPOV SSPSTAT SSPSTAT SSPSTAT SSPSTAT SSPSTAT Register Underflow Start bit, S STATUS Register Stop bit, P Synchronous Serial Port (SSP) Block Diagram, SPI Mode SPI Master/Slave Diagram	
SSP Module Overview Section SSPBUF SSPCON SSPSR SSPSTAT SSP in I ² C Mode - See I ² C SSPADD SSPADD Register SSPBUF Register SSPEN SSPCON Register SSPCON Register SSPEN SSPIE bit SSPIE bit SSPIF bit SSPM3:SSPM0 SSPOV SSPSTAT SSPSTAT Register SSPSTAT Register SSPSTAT Register SSPSTAT Register SSPSTAT Register Stack Overflows Underflow Start bit, S STATUS Register Stop bit, P Synchronous Serial Port (SSP) Block Diagram, SPI Mode SPI Mode SPI Mode	
SSP Module Overview	

# PIC16C7X

Figure 20-9:	SPI Master Mode Timing (CKE = 0)232
Figure 20-10:	SPI Master Mode Timing (CKE = 1) 232
Figure 20-11:	SPI Slave Mode Timing (CKE = 0)
Figure 20-12:	SPI Slave Mode Timing (CKE = 1)
Figure 20-13:	I ² C Bus Start/Stop Bits Timing
Figure 20-14:	I ² C Bus Data Timing236
Figure 20-15:	USART Synchronous Transmission
	(Master/Slave) Timing
Figure 20-16:	USART Synchronous Receive
	(Master/Slave) Timing 237
Figure 20-17:	A/D Conversion Timing
Figure 21-1:	Typical IPD vs. VDD (WDT Disabled,
	RC Mode)241
Figure 21-2:	Maximum IPD vs. VDD (WDT
	Disabled, RC Mode)241
Figure 21-3:	Typical IPD vs. VDD @ 25°C (WDT
	Enabled, RC Mode)242
Figure 21-4:	Maximum IPD vs. VDD (WDT
	Enabled, RC Mode)242
Figure 21-5:	Typical RC Oscillator
	Frequency vs. VDD242
Figure 21-6:	Typical RC Oscillator
	Frequency vs. VDD242
Figure 21-7:	Typical RC Oscillator
	Frequency vs. VDD242
Figure 21-8:	Typical IPD vs. VDD Brown-out
	Detect Enabled (RC Mode)
Figure 21-9:	Maximum IPD vs. VDD Brown-out
	Detect Enabled
	(85°C to -40°C, RC Mode)243
Figure 21-10:	Typical IPD vs. Timer1 Enabled
	(32 kHz, RC0/RC1= 33 pF/33 pF,
	RC Mode)243
Figure 21-11:	Maximum IPD vs. Timer1 Enabled
	(32 kHz, RC0/RC1 = 33
-	pF/33 pF, 85°C to -40°C, RC Mode) 243
Figure 21-12:	lypical IDD vs. Frequency
-	(RC Mode @ 22 pF, 25°C)244
Figure 21-13:	Maximum IDD vs. Frequency
<b>E</b> '	(RC Mode @ 22 pF, -40°C to 85°C)
Figure 21-14:	I ypical IDD vs. Frequency
	(RC Mode @ 100 pF, 25°C)
Figure 21-15:	Maximum IDD VS. Frequency (
<b>Eigene 04 40</b>	RC Mode @ 100 pF, -40°C to 85°C) 245
Figure 21-16:	(DC Mode @ 200 pE 25°C)
<b>Figure 01 17</b>	(RC Mode @ 300 pF, 25°C)
Figure 21-17.	(DC Made @ 200 pE 40°C to 85°C) 246
Eiguro 21 19:	(RC Mode @ 300 pF, -40°C to 85°C) 240
Figure 21-16.	FOO kHz (PC Mode)
Figure 21 10:	Sou KHZ (RC Mode)
Figure 21-19:	
	HS Occillator vo. Vpp 247
Eiguro 21 20.	HS Oscillator vs. VDD
Figure 21-20:	HS Oscillator vs. VDD
Figure 21-20:	HS Oscillator vs. VDD
Figure 21-20: Figure 21-21:	HS Oscillator vs. VDD
Figure 21-20: Figure 21-21:	HS Oscillator vs. VDD
Figure 21-20: Figure 21-21: Figure 21-22:	HS Oscillator vs. VDD
Figure 21-20: Figure 21-21: Figure 21-22: Figure 21-23:	HS Oscillator vs. VDD
Figure 21-20: Figure 21-21: Figure 21-22: Figure 21-23:	HS Oscillator vs. VDD
Figure 21-20: Figure 21-21: Figure 21-22: Figure 21-23: Figure 21-24:	HS Oscillator vs. VDD
Figure 21-20: Figure 21-21: Figure 21-22: Figure 21-23: Figure 21-24:	HS Oscillator vs. VDD
Figure 21-20: Figure 21-21: Figure 21-22: Figure 21-23: Figure 21-24: Figure 21-25:	HS Oscillator vs. VDD
Figure 21-20: Figure 21-21: Figure 21-22: Figure 21-23: Figure 21-24: Figure 21-25:	HS Oscillator vs. VDD
Figure 21-20: Figure 21-21: Figure 21-22: Figure 21-23: Figure 21-24: Figure 21-25: Figure 21-26:	HS Oscillator vs. VDD
Figure 21-20: Figure 21-21: Figure 21-22: Figure 21-23: Figure 21-24: Figure 21-25: Figure 21-26:	HS Oscillator vs. VDD       247         Transconductance(gm) of LP       247         Oscillator vs. VDD       247         Transconductance(gm) of XT       247         Oscillator vs. VDD       247         Typical XTAL Startup Time vs. VDD       247         (LP Mode, 25°C)       248         Typical XTAL Startup Time vs. VDD       248         Typical XTAL Startup Time vs. VDD       248         Typical XTAL Startup Time vs. VDD       248         Typical Idd vs. Frequency       248         Maximum IDD vs. Frequency       249         Maximum IDD vs. Frequency       249

Figure 21-27:	Typical IDD vs. Frequency	
	(XT Mode, 25°C)	249
Figure 21-28:	Maximum IDD vs. Frequency	
	(XT Mode, -40°C to 85°C)	249
Figure 21-29:	Typical IDD vs. Frequency	
	(HS Mode, 25°C)	250
Figure 21-30:	Maximum IDD vs. Frequency	
	(HS Mode, -40°C to 85°C)	250