



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|--|
| Product Status | Active |
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 4MHz |
| Connectivity | I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 33 |
| Program Memory Size | 14KB (8K x 14) |
| Program Memory Type | ОТР |
| EEPROM Size | - |
| RAM Size | 368 x 8 |
| Voltage - Supply (Vcc/Vdd) | 4V ~ 6V |
| Data Converters | A/D 8x8b |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Through Hole |
| Package / Case | 40-DIP (0.600", 15.24mm) |
| Supplier Device Package | 40-PDIP |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16c77-04i-p |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-1: PIC16C7XX FAMILY OF DEVCES

| | | PIC16C710 | PIC16C71 | PIC16C711 | PIC16C715 | PIC16C72 | PIC16CR72 ⁽¹⁾ |
|-------------|---|-------------------------------------|---------------------|-------------------------------------|-------------------------------------|----------------------------|----------------------------|
| Clock | Maximum Frequency of Operation (MHz) | 20 | 20 | 20 | 20 | 20 | 20 |
| | EPROM Program Memory (x14 words) | 512 | 1K | 1K | 2K | 2K | _ |
| Memory | ROM Program Memory (14K words) | _ | _ | _ | _ | _ | 2K |
| | Data Memory (bytes) | 36 | 36 | 68 | 128 | 128 | 128 |
| | Timer Module(s) | TMR0 | TMR0 | TMR0 | TMR0 | TMR0, TMR1, TMR2 | TMR0, TMR1, TMR2 |
| Peripherals | Capture/Compare/ PWM Module(s) | _ | _ | _ | _ | 1 | 1 |
| | Serial Port(s) (SPI/I ² C, USART) | _ | _ | _ | _ | SPI/I ² C | SPI/I ² C |
| | Parallel Slave Port | _ | _ | _ | _ | _ | _ |
| | A/D Converter (8-bit) Channels | 4 | 4 | 4 | 4 | 5 | 5 |
| | Interrupt Sources | 4 | 4 | 4 | 4 | 8 | 8 |
| | I/O Pins | 13 | 13 | 13 | 13 | 22 | 22 |
| | Voltage Range (Volts) | 3.0-6.0 | 3.0-6.0 | 3.0-6.0 | 3.0-5.5 | 2.5-6.0 | 3.0-5.5 |
| Features | In-Circuit Serial Programming | Yes | Yes | Yes | Yes | Yes | Yes |
| | Brown-out Reset | Yes | _ | Yes | Yes | Yes | Yes |
| | Packages | 18-pin DIP, SOIC; 20-pin SSOP | 18-pin DIP, SOIC | 18-pin DIP, SOIC; 20-pin SSOP | 18-pin DIP, SOIC; 20-pin SSOP | 28-pin SDIP, SOIC, SSOP | 28-pin SDIP, SOIC, SSOP |

| | | PIC16C73A | PIC16C74A | PIC16C76 | PIC16C77 |
|-------------|---|-----------------------------|---|-----------------------------|---|
| Clock | Maximum Frequency of Operation (MHz) | 20 | 20 | 20 | 20 |
| Memory | EPROM Program Memory (x14 words) | 4K | 4K | 8K | 8K |
| | Data Memory (bytes) | 192 | 192 | 368 | 368 |
| | Timer Module(s) | TMR0, TMR1, TMR2 | TMR0, TMR1, TMR2 | TMR0, TMR1, TMR2 | TMR0, TMR1, TMR2 |
| Peripherals | Capture/Compare/PWM Mod- ule(s) | 2 | 2 | 2 | 2 |
| | Serial Port(s) (SPI/I ² C, US-ART) | SPI/I ² C, USART | SPI/I ² C, USART | SPI/I ² C, USART | SPI/I ² C, USART |
| | Parallel Slave Port | _ | Yes | _ | Yes |
| | A/D Converter (8-bit) Channels | 5 | 8 | 5 | 8 |
| | Interrupt Sources | 11 | 12 | 11 | 12 |
| | I/O Pins | 22 | 33 | 22 | 33 |
| | Voltage Range (Volts) | 2.5-6.0 | 2.5-6.0 | 2.5-6.0 | 2.5-6.0 |
| Features | In-Circuit Serial Programming | Yes | Yes | Yes | Yes |
| | Brown-out Reset | Yes | Yes | Yes | Yes |
| | Packages | 28-pin SDIP, SOIC | 40-pin DIP; 44-pin PLCC, MQFP, TQFP | 28-pin SDIP, SOIC | 40-pin DIP; 44-pin PLCC, MQFP, TQFP |

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC16C7XX Family devices use serial programming with clock pin RB6 and data pin RB7.

Note 1: Please contact your local Microchip sales office for availability of these devices.

4.0 MEMORY ORGANIZATION

Applicable Devices 72 73 73 A 74 74 A 76 77

4.1 **Program Memory Organization**

The PIC16C7X family has a 13-bit program counter capable of addressing an 8K x 14 program memory space. The amount of program memory available to each device is listed below:

| Device | Program Memory | Address Range | | |
|-----------|-------------------|---------------|--|--|
| PIC16C72 | 2K x 14 | 0000h-07FFh | | |
| PIC16C73 | 4K x 14 | 0000h-0FFFh | | |
| PIC16C73A | 4K x 14 | 0000h-0FFFh | | |
| PIC16C74 | 4K x 14 | 0000h-0FFFh | | |
| PIC16C74A | 4K x 14 | 0000h-0FFFh | | |
| PIC16C76 | 8K x 14 | 0000h-1FFFh | | |
| PIC16C77 | 8K x 14 | 0000h-1FFFh | | |

For those devices with less than 8K program memory, accessing a location above the physically implemented address will cause a wraparound.

The reset vector is at 0000h and the interrupt vector is at 0004h.

FIGURE 4-1: PIC16C72 PROGRAM MEMORY MAP AND STACK





FIGURE 4-2: PIC16C73/73A/74/74A
PROGRAM MEMORY MAP
AND STACK



5.3 PORTC and TRISC Registers

Applicable Devices 72 | 73 | 73 | 74 | 74 | 76 | 77 |


PORTC is an 8-bit bi-directional port. Each pin is individually configurable as an input or output through the TRISC register. PORTC is multiplexed with several peripheral functions (Table 5-5). PORTC pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. Since the TRIS bit override is in effect while the peripheral is enabled, read-modify-write instructions (BSF, BCF, XORWF) with TRISC as destination should be avoided. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

EXAMPLE 5-3: INITIALIZING PORTC

STATUS, RPO ; Select Bank 0 BCF BCF STATUS, RP1 ; PIC16C76/77 only CLRF PORTC ; Initialize PORTC by ; clearing output ; data latches BSF STATUS, RPO ; Select Bank 1 MOVLW 0xCF ; Value used to ; initialize data ; direction MOVWF TRISC ; Set RC<3:0> as inputs ; RC<5:4> as outputs ; RC<7:6> as inputs

FIGURE 5-6: PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE)



- Note 1: I/O pins have diode protection to VDD and Vss.
 - 2: Port/Peripheral select signal selects between port data and peripheral output.
 - 3: Peripheral OE (output enable) is only activated if peripheral select is active.

TABLE 5-5: PORTC FUNCTIONS

| Name | Bit# | Buffer Type | Function |
|-------------------------------|------|-------------|--|
| RC0/T1OSO/T1CKI | bit0 | ST | Input/output port pin or Timer1 oscillator output/Timer1 clock input |
| RC1/T1OSI/CCP2 ⁽¹⁾ | bit1 | ST | Input/output port pin or Timer1 oscillator input or Capture2 input/ Compare2 output/PWM2 output |
| RC2/CCP1 | bit2 | ST | Input/output port pin or Capture1 input/Compare1 output/PWM1 output |
| RC3/SCK/SCL | bit3 | ST | RC3 can also be the synchronous serial clock for both SPI and PC modes. |
| RC4/SDI/SDA | bit4 | ST | RC4 can also be the SPI Data In (SPI mode) or data I/O (I ² C mode). |
| RC5/SDO | bit5 | ST | Input/output port pin or Synchronous Serial Port data output |
| RC6/TX/CK ⁽²⁾ | bit6 | ST | Input/output port pin or USART Asynchronous Transmit, or USART Synchronous Clock |
| RC7/RX/DT ⁽²⁾ | bit7 | ST | Input/output port pin or USART Asynchronous Receive, or USART Synchronous Data |

Legend: ST = Schmitt Trigger input

Note 1: The CCP2 multiplexed function is not enabled on the PIC16C72.

2: The TX/CK and RX/DT multiplexed functions are not enabled on the PIC16C72.

5.5 PORTE and TRISE Register

Applicable Devices 72 73 73 A 74 74 A 76 77

PORTE has three pins RE0/RD/AN5, RE1/WR/AN6 and RE2/CS/AN7, which are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers.

I/O PORTE becomes control inputs for the microprocessor port when bit PSPMODE (TRISE<4>) is set. In this mode, the user must make sure that the TRISE<2:0> bits are set (pins are configured as digital inputs) and that register ADCON1 is configured for digital I/O. In this mode the input buffers are TTL.

Figure 5-9 shows the TRISE register, which also controls the parallel slave port operation.

PORTE pins are multiplexed with analog inputs. The operation of these pins is selected by control bits in the ADCON1 register. When selected as an analog input, these pins will read as '0's.

TRISE controls the direction of the RE pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs.

Note: On a Power-on Reset these pins are configured as analog inputs.

FIGURE 5-8: PORTE BLOCK DIAGRAM (IN I/O PORT MODE)




FIGURE 5-9: TRISE REGISTER (ADDRESS 89h)

| R-0 | R-0 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | | |
|---------|--|-------------|--|-----------|---------------|---------|-------|--|--|
| IBF | OBF | IBOV | PSPMODE | _ | bit2 | bit1 | bit0 | R = Readable bit | |
| oit7 | | | | | | | bit0 | W = Writable bitU = Unimplemented bit read as '0'n = Value at POR reservable | |
| bit 7 : | IBF: Input 1 = A word 0 = No word | l has been | received and i | s waiting | to be read by | the CPU | | | |
| bit 6: | 1 = The ou | tput buffer | full Status bit still holds a pr has been read | • | vritten word | | | | |
| bit 5: | IBOV: Input Buffer Overflow Detect bit (in microprocessor mode) 1 = A write occurred when a previously input word has not been read (must be cleared in software) 0 = No overflow occurred | | | | | | | | |
| bit 4: | PSPMODE: Parallel Slave Port Mode Select bit 1 = Parallel slave port mode 0 = General purpose I/O mode | | | | | | | | |
| bit 3: | Unimplemented: Read as '0' | | | | | | | | |
| | PORTE D | Data Dire | ction Bits | | | | | | |
| bit 2: | Bit2: Direct 1 = Input 0 = Output | | ol bit for pin RE | 2/CS/AN | 7 | | | | |
| bit 1: | Bit1: Direct 1 = Input 0 = Output | | ol bit for pin RE | 1/WR/AN | 6 | | | | |
| | D:40. D:=== | tion Contro | ol bit for pin RE | 0/RD/AN | 5 | | | | |

8.3 <u>Timer1 Operation in Asynchronous</u> Counter Mode

Applicable Devices 72 73 73A 74 74A 76 77

If control bit T1SYNC (T1CON<2>) is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during SLEEP and can generate an interrupt on overflow which will wake-up the processor. However, special precautions in software are needed to read/write the timer (Section 8.3.2).

In asynchronous counter mode, Timer1 can not be used as a time-base for capture or compare operations.

8.3.1 EXTERNAL CLOCK INPUT TIMING WITH UNSYNCHRONIZED CLOCK

If control bit T1SYNC is set, the timer will increment completely asynchronously. The input clock must meet certain minimum high time and low time requirements. Refer to the appropriate Electrical Specifications Section, timing parameters 45, 46, and 47.

8.3.2 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running, from an external asynchronous clock, will guarantee a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself poses certain problems since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers while the register is incrementing. This may produce an unpredictable value in the timer register.

Reading the 16-bit value requires some care. Example 8-1 is an example routine to read the 16-bit timer value. This is useful if the timer cannot be stopped.

EXAMPLE 8-1: READING A 16-BIT FREE-RUNNING TIMER

```
; All interrupts are disabled
  MOVF
         TMR1H, W ; Read high byte
  MOVWF TMPH
  MOVF
         TMR1L, W ; Read low byte
  MOVWE TMPL
  MOVF
         TMR1H, W ; Read high byte
         TMPH, W ;Sub 1st read
  SUBWF
                   ; with 2nd read
  BTFSC STATUS, Z ; Is result = 0
        CONTINUE ; Good 16-bit read
  GOTO
; TMR1L may have rolled over between the read
 of the high and low bytes. Reading the high
 and low bytes now will read a good value.
  MOVF
         TMR1H, W ; Read high byte
  MOVWF
         TMPH
         TMR1L, W ; Read low byte
  MOVF
  MOVWF TMPL
; Re-enable the Interrupt (if required)
                   ;Continue with your code
CONTINUE
```

8.4 Timer1 Oscillator

Applicable Devices 72 73 73 A 74 74 A 76 77

A crystal oscillator circuit is built in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON<3>). The oscillator is a low power oscillator rated up to 200 kHz. It will continue to run during SLEEP. It is primarily intended for a 32 kHz crystal. Table 8-1 shows the capacitor selection for the Timer1 oscillator.

The Timer1 oscillator is identical to the LP oscillator. The user must provide a software time delay to ensure proper oscillator start-up.

TABLE 8-1: CAPACITOR SELECTION FOR THE TIMER1 OSCILLATOR

| Osc Type | Freq | C1 | C2 | | | | |
|--------------|---|------------------------------|-------|--|--|--|--|
| LP | 32 kHz | 33 pF | 33 pF | | | | |
| | 100 kHz | 100 kHz 15 pF | | | | | |
| | 15 pF | | | | | | |
| These v | These values are for design guidance only. | | | | | | |
| Crystals Tes | Crystals Tested: | | | | | | |
| 32.768 kHz | 32.768 kHz Epson C-001R32.768K-A ± 20 PPM | | | | | | |
| 100 kHz | 100 kHz Epson C-2 100.00 KC-P ± 20 PPM | | | | | | |
| 200 kHz | STD XTL 20 | STD XTL 200.000 kHz ± 20 PPM | | | | | |
| | • • | | | | | | |

- Note 1: Higher capacitance increases the stability of oscillator but also increases the start-up time.
 - 2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.

10.0 CAPTURE/COMPARE/PWM MODULE(s)

| Аp | | | | | | | |
|----|----|-----|----|-----|----|----|------|
| | | | | | | | CCP1 |
| 72 | 73 | 73A | 74 | 74A | 76 | 77 | CCP2 |

Each CCP (Capture/Compare/PWM) module contains a 16-bit register which can operate as a 16-bit capture register, as a 16-bit compare register or as a PWM master/slave Duty Cycle register. Both the CCP1 and CCP2 modules are identical in operation, with the exception of the operation of the special event trigger. Table 10-1 and Table 10-2 show the resources and interactions of the CCP module(s). In the following sections, the operation of a CCP module is described with respect to CCP1. CCP2 operates the same as CCP1, except where noted.

CCP1 module:

Capture/Compare/PWM Register1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. All are readable and writable.

CCP2 module:

Capture/Compare/PWM Register2 (CCPR2) is comprised of two 8-bit registers: CCPR2L (low byte) and CCPR2H (high byte). The CCP2CON register controls the operation of CCP2. All are readable and writable.

For use of the CCP modules, refer to the Embedded Control Handbook, "Using the CCP Modules" (AN594).

TABLE 10-1: CCP MODE - TIMER RESOURCE

| CCP Mode | Timer Resource |
|----------|----------------|
| Capture | Timer1 |
| Compare | Timer1 |
| PWM | Timer2 |

TABLE 10-2: INTERACTION OF TWO CCP MODULES

| CCPx Mode | CCPy Mode | Interaction |
|-----------|------------------|---|
| Capture | Capture | Same TMR1 time-base. |
| Capture | Compare | The compare should be configured for the special event trigger, which clears TMR1. |
| Compare | Compare | The compare(s) should be configured for the special event trigger, which clears TMR1. |
| PWM | PWM | The PWMs will have the same frequency, and update rate (TMR2 interrupt). |
| PWM | Capture | None |
| PWM | Compare | None |

13.4 A/D Conversions

Applicable Devices 72 73 73 A 74 74 A 76 77

Example 13-2 shows how to perform an A/D conversion. The RA pins are configured as analog inputs. The analog reference (VREF) is the device VDD. The A/D interrupt is enabled, and the A/D conversion clock is FRC. The conversion is performed on the RAO pin (channel 0).

Note: The GO/DONE bit should **NOT** be set in the same instruction that turns on the A/D.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The ADRES register will NOT be updated with the partially completed A/D conversion sample. That is, the ADRES register will continue to contain the value of the last completed conversion (or the last value written to the ADRES register). After the A/D conversion is aborted, a 2TAD wait is required before the next acquisition is started. After this 2TAD wait, an acquisition is automatically started on the selected channel.

EXAMPLE 13-2: A/D CONVERSION

```
BSF
          STATUS, RPO
                            ; Select Bank 1
                             ; PIC16C76/77 only
  BCF
          STATUS, RP1
  CLRF
          ADCON1
                             ; Configure A/D inputs
  BSF
          PIE1, ADIE
                             ; Enable A/D interrupts
          STATUS, RP0
  BCF
                             ; Select Bank 0
          0xC1
                            ; RC Clock, A/D is on, Channel 0 is selected
  MOVLW
          ADCON0
  BCF
          PIR1, ADIF
                            ; Clear A/D interrupt flag bit
          INTCON, PEIE
  BSF
                            ; Enable peripheral interrupts
  BSF
          INTCON, GIE
                             ; Enable all interrupts
Ensure that the required sampling time for the selected input channel has elapsed.
Then the conversion may be started.
  BSF
          ADCONO, GO
                              ; Start A/D Conversion
                              ; The ADIF bit will be set and the GO/DONE bit
                              ; is cleared upon completion of the A/D Conversion.
```

13.8 Use of the CCP Trigger

Applicable Devices 72 73 73 A 74 74 A 76 77

Note: In the PIC16C72, the "special event trigger" is implemented in the CCP1 module.

An A/D conversion can be started by the "special event trigger" of the CCP2 module (CCP1 on the PIC16C72 only). This requires that the CCP2M3:CCP2M0 bits (CCP2CON<3:0>) be programmed as 1011 and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D conversion, and the Timer1 counter will be reset to zero. Timer1 is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving the ADRES to the desired location). The appropriate analog input channel must be selected and the minimum acquisition done before the "special event trigger" sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), then the "special event trigger" will be ignored by the A/D module, but will still reset the Timer1 counter.

13.9 Connection Considerations

Applicable Devices 72 | 73 | 73 | 74 | 74 | 76 | 77

If the input voltage exceeds the rail values (Vss or VDD) by greater than 0.2V, then the accuracy of the conversion is out of specification.


An external RC filter is sometimes added for anti-aliasing of the input signal. The R component should be selected to ensure that the total source impedance is kept under the 10 k Ω recommended specification. Any external components connected (via hi-impedance) to an analog input pin (capacitor, zener diode, etc.) should have very little leakage current at the pin.

13.10 <u>Transfer Function</u>

Applicable Devices 72 | 73 | 73 | 74 | 74 | 76 | 77

The ideal transfer function of the A/D converter is as follows: the first transition occurs when the analog input voltage (VAIN) is Analog VREF/256 (Figure 13-5).

FIGURE 13-5: A/D TRANSFER FUNCTION



13.11 References

A very good reference for understanding A/D converters is the "Analog-Digital Conversion Handbook" third edition, published by Prentice Hall (ISBN 0-13-03-2848-0).

FIGURE 14-2: CONFIGURATION WORD FOR PIC16C72/73A/74A/76/77

CP0 PWRTE WDTE FOSC1 FOSC0 CONFIG CP1 CP0 CP1 CP0 CP1 CP0 BODEN CP1 Register: Address 2007h bit13 bit 13-8 CP1:CP0: Code Protection bits (2) 5-4: 11 = Code protection off 10 = Upper half of program memory code protected 01 = Upper 3/4th of program memory code protected 00 = All memory is code protected Unimplemented: Read as '1' bit 7: BODEN: Brown-out Reset Enable bit (1) bit 6: 1 = BOR enabled 0 = BOR disabled **PWRTE**: Power-up Timer Enable bit (1) bit 3: 1 = PWRT disabled 0 = PWRT enabled bit 2: WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE. Ensure the Power-up Timer is enabled anytime Brown-out Reset is enabled. 2: All of the CP1:CP0 pairs have to be given the same value to enable the code protection scheme listed.

TABLE 14-6: STATUS BITS AND THEIR SIGNIFICANCE, PIC16C72/73A/74A/76/77

| POR | BOR | TO | PD | |
|-----|-----|----|----|---|
| 0 | х | 1 | 1 | Power-on Reset |
| 0 | х | 0 | х | Illegal, TO is set on POR |
| 0 | х | х | 0 | Illegal, PD is set on POR |
| 1 | 0 | х | х | Brown-out Reset |
| 1 | 1 | 0 | 1 | WDT Reset |
| 1 | 1 | 0 | 0 | WDT Wake-up |
| 1 | 1 | u | u | MCLR Reset during normal operation |
| 1 | 1 | 1 | 0 | MCLR Reset during SLEEP or interrupt wake-up from SLEEP |

TABLE 14-7: RESET CONDITION FOR SPECIAL REGISTERS

| Condition | Program Counter | STATUS Register | PCON Register PIC16C73/74 | PCON Register PIC16C72/73A/74A/76/77 |
|------------------------------------|-----------------------|--------------------|---------------------------------|--|
| Power-on Reset | 000h | 0001 1xxx | 0- | 0x |
| MCLR Reset during normal operation | 000h | 000u uuuu | u- | uu |
| MCLR Reset during SLEEP | 000h | 0001 0uuu | u- | uu |
| WDT Reset | 000h | 0000 1uuu | u- | uu |
| WDT Wake-up | PC + 1 | uuu0 0uuu | u- | uu |
| Brown-out Reset | 000h | 0001 1uuu | N/A | u0 |
| Interrupt wake-up from SLEEP | PC + 1 ⁽¹⁾ | uuu1 0uuu | u- | uu |

Legend: u = unchanged, x = unknown, - = unimplemented bit read as '0'.

Note 1: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

TABLE 14-8: INITIALIZATION CONDITIONS FOR ALL REGISTERS

| Register | Applicable Devices | | Power-on Reset, Brown-out Reset | MCLR Resets WDT Reset | Wake-up via WDT or Interrupt | | | | | |
|----------|--------------------|----|------------------------------------|--------------------------|------------------------------------|----|----|-----------|----------------------|-----------------------|
| W | 72 | 73 | 73A | 74 | 74A | 76 | 77 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| INDF | 72 | 73 | 73A | 74 | 74A | 76 | 77 | N/A | N/A | N/A |
| TMR0 | 72 | 73 | 73A | 74 | 74A | 76 | 77 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| PCL | 72 | 73 | 73A | 74 | 74A | 76 | 77 | 0000h | 0000h | PC + 1 ⁽²⁾ |
| STATUS | 72 | 73 | 73A | 74 | 74A | 76 | 77 | 0001 1xxx | 000q quuu (3) | uuuq quuu(3) |
| FSR | 72 | 73 | 73A | 74 | 74A | 76 | 77 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| PORTA | 72 | 73 | 73A | 74 | 74A | 76 | 77 | 0x 0000 | 0u 0000 | uu uuuu |
| PORTB | 72 | 73 | 73A | 74 | 74A | 76 | 77 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| PORTC | 72 | 73 | 73A | 74 | 74A | 76 | 77 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| PORTD | 72 | 73 | 73A | 74 | 74A | 76 | 77 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| PORTE | 72 | 73 | 73A | 74 | 74A | 76 | 77 | xxx | uuu | uuu |
| PCLATH | 72 | 73 | 73A | 74 | 74A | 76 | 77 | 0 0000 | 0 0000 | u uuuu |

Legend: u = unchanged, x = unknown, -= unimplemented bit, read as '0', q = value depends on condition

Note 1: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).

3: See Table 14-7 for reset value for specific condition.

^{2:} When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

14.8 Power-down Mode (SLEEP)

Applicable Devices 72 73 73 A 74 74 A 76 77

Power-down mode is entered by executing a ${\tt SLEEP}$ instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the \overline{PD} bit (STATUS<3>) is cleared, the \overline{TO} (STATUS<4>) bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before the SLEEP instruction was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD, or Vss, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D, disable external clocks. Pull all I/O pins, that are hi-impedance inputs, high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or Vss for lowest current consumption. The contribution from on-chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level (VIHMC).

14.8.1 WAKE-UP FROM SLEEP

The device can wake up from SLEEP through one of the following events:

- External reset input on MCLR pin.
- 2. Watchdog Timer Wake-up (if WDT was enabled).
- Interrupt from INT pin, RB port change, or some Peripheral Interrupts.

External $\overline{\text{MCLR}}$ Reset will cause a device reset. All other events are considered a continuation of program execution and cause a "wake-up". The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits in the STATUS register can be used to determine the cause of device reset. The $\overline{\text{PD}}$ bit, which is set on power-up, is cleared when SLEEP is invoked. The $\overline{\text{TO}}$ bit is cleared if a WDT time-out occurred (and caused wake-up).

The following peripheral interrupts can wake the device from SLEEP:

- TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 2. SSP (Start/Stop) bit detect interrupt.
- SSP transmit or receive in slave mode (SPI/I²C).
- 4. CCP capture mode interrupt.
- 5. Parallel Slave Port read or write.
- 6. A/D conversion (when A/D clock source is RC).
- Special event trigger (Timer1 in asynchronous mode using an external clock).
- 8. USART TX or RX (synchronous slave mode).

Other peripherals cannot generate interrupts since during SLEEP, no on-chip Q clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

14.8.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bits will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake up from sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the \overline{PD} bit. If the \overline{PD} bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

Applicable Devices 72 73 73A 74 74A 76 77

FIGURE 17-10: I²C BUS DATA TIMING




TABLE 17-9: I²C BUS DATA REQUIREMENTS

| Parameter No. | Sym | Characteristic | | Min | Max | Units | Conditions |
|---------------|---------|------------------------|--------------|------------|------|-------|---|
| 100 | THIGH | Clock high time | 100 kHz mode | 4.0 | _ | μs | Device must operate at a minimum of 1.5 MHz |
| | | | 400 kHz mode | 0.6 | _ | μs | Device must operate at a minimum of 10 MHz |
| | | | SSP Module | 1.5TcY | _ | | |
| 101 | TLOW | Clock low time | 100 kHz mode | 4.7 | _ | μs | Device must operate at a minimum of 1.5 MHz |
| | | | 400 kHz mode | 1.3 | _ | μs | Device must operate at a minimum of 10 MHz |
| | | | SSP Module | 1.5TcY | _ | | |
| 102 | Tr | SDA and SCL rise | 100 kHz mode | _ | 1000 | ns | |
| | | time | 400 kHz mode | 20 + 0.1Cb | 300 | ns | Cb is specified to be from 10 to 400 pF |
| 103 | TF | SDA and SCL fall time | 100 kHz mode | _ | 300 | ns | |
| | | | 400 kHz mode | 20 + 0.1Cb | 300 | ns | Cb is specified to be from 10 to 400 pF |
| 90 | Tsu:sta | START condition | 100 kHz mode | 4.7 | _ | μs | Only relevant for repeated |
| | | setup time | 400 kHz mode | 0.6 | _ | μs | START condition |
| 91 | THD:STA | START condition hold | 100 kHz mode | 4.0 | _ | μs | After this period the first clock |
| | | time | 400 kHz mode | 0.6 | _ | μs | pulse is generated |
| 106 | THD:DAT | Data input hold time | 100 kHz mode | 0 | _ | ns | |
| | | | 400 kHz mode | 0 | 0.9 | μs | |
| 107 | TSU:DAT | Data input setup time | 100 kHz mode | 250 | _ | ns | Note 2 |
| | | | 400 kHz mode | 100 | _ | ns | |
| 92 | Tsu:sto | STOP condition setup | 100 kHz mode | 4.7 | _ | μs | |
| | | time | 400 kHz mode | 0.6 | _ | μs | |
| 109 | TAA | Output valid from | 100 kHz mode | _ | 3500 | ns | Note 1 |
| | | clock | 400 kHz mode | _ | | ns | |
| 110 | TBUF | Bus free time | 100 kHz mode | 4.7 | _ | μs | Time the bus must be free |
| | | | 400 kHz mode | 1.3 | _ | μs | before a new transmission can start |
| | Cb | Bus capacitive loading | | | 400 | pF | |

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

^{2:} A fast-mode (400 kHz) I²C-bus device can be used in a standard-mode (100 kHz)S I²C-bus system, but the requirement tsu;DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max.+tsu;DAT = 1000 + 250 = 1250 ns (according to the standard-mode I²C bus specification) before the SCL line is released.

Applicable Devices 72 73 73A 74 74A 76 77

18.0 ELECTRICAL CHARACTERISTICS FOR PIC16C73/74

Absolute Maximum Ratings †

| Ambient temperature under bias | 55 to +125°C |
|--|--------------------------------------|
| Storage temperature | 65°C to +150°C |
| Voltage on any pin with respect to Vss (except VDD, MCLR. and RA4) | 0.3V to (VDD + 0.3V) |
| Voltage on VDD with respect to VSs | 0.3 to +7.5V |
| Voltage on MCLR with respect to Vss (Note 2) | 0 to +14V |
| Voltage on RA4 with respect to Vss | 0 to +14V |
| Total power dissipation (Note 1) | 1.0W |
| Maximum current out of Vss pin | 300 mA |
| Maximum current into VDD pin | 250 mA |
| Input clamp current, lik (VI < 0 or VI > VDD) | ±20 mA |
| Output clamp current, loκ (Vo < 0 or Vo > VDD) | ±20 mA |
| Maximum output current sunk by any I/O pin | 25 mA |
| Maximum output current sourced by any I/O pin | 25 mA |
| Maximum current sunk by PORTA, PORTB, and PORTE (combined) (Note 3) | 200 mA |
| Maximum current sourced by PORTA, PORTB, and PORTE (combined) (Note 3) | 200 mA |
| Maximum current sunk by PORTC and PORTD (combined) (Note 3) | 200 mA |
| Maximum current sourced by PORTC and PORTD (combined) (Note 3) | 200 mA |
| Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - Σ IOH} + Σ {(VDD - Σ | VOH) x IOH} + \sum (VOI x IOL) |

- Note 2: Voltage spikes below VSS at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100 Ω should be used when applying a "low" level to the \overline{MCLR} pin rather than pulling this pin directly to Vss.
- Note 3: PORTD and PORTE are not implemented on the PIC16C73.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 18-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

| osc | PIC16C73-04 PIC16C74-04 | PIC16C73-10 PIC16C74-10 | PIC16C73-20 PIC16C74-20 | PIC16LC73-04 PIC16LC74-04 | JW Devices |
|-----|---|---|---|--|--|
| RC | VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 21 μA max. at 4V Freq: 4 MHz max. | VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max. | VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max. | VDD: 3.0V to 6.0V IDD: 3.8 mA max. at 3.0V IPD: 13.5 μA max. at 3V Freq: 4 MHz max. | VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 21 μA max. at 4V Freq: 4 MHz max. |
| XT | VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 21 μA max. at 4V Freq: 4 MHz max. | VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max. | VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max. | VDD: 3.0V to 6.0V IDD: 3.8 mA max. at 3.0V IPD: 13.5 μA max. at 3V Freq: 4 MHz max. | VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 21 μA max. at 4V Freq: 4 MHz max. |
| HS | VDD: 4.5V to 5.5V IDD: 13.5 mA typ. at 5.5V IPD: 1.5 μA typ. at 4.5V Freq: 4 MHz max. | VDD: 4.5V to 5.5V IDD: 15 mA max. at 5.5V IPD: 1.5 μA typ. at 4.5V Freq: 10 MHz max. | VDD: 4.5V to 5.5V IDD: 30 mA max. at 5.5V IPD: 1.5 μA typ. at 4.5V Freq: 20 MHz max. | Not recommended for use in HS mode | VDD: 4.5V to 5.5V IDD: 30 mA max. at 5.5V IPD: 1.5 μA typ. at 4.5V Freq: 20 MHz max. |
| LP | VDD: 4.0V to 6.0V IDD: 52.5 μA typ. at 32 kHz, 4.0V IPD: 0.9 μA typ. at 4.0V Freq: 200 kHz max. | Not recommended for use in LP mode | Not recommended for use in LP mode | VDD: 3.0V to 6.0V IDD: 48 μA max. at 32 kHz, 3.0V IPD: 13.5 μA max. at 3.0V Freq: 200 kHz max. | VDD: 3.0V to 6.0V IDD: 48 μA max. at 32 kHz, 3.0V IPD: 13.5 μA max. at 3.0V Freq: 200 kHz max. |

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.

Applicable Devices 72 73 73A 74 74A 76 77

FIGURE 19-8: PARALLEL SLAVE PORT TIMING (PIC16C74A)




TABLE 19-7: PARALLEL SLAVE PORT REQUIREMENTS (PIC16C74A)

| Parameter No. | Sym | Characteristic | | Min | Тур† | Max | Units | Conditions |
|---------------|----------|---|---------------------|----------|------|----------|----------|------------------------|
| 62 | TdtV2wrH | Data in valid before WR↑ or CS↑ (setup tir | me) | 20 25 | _ | _ | ns ns | Extended Range Only |
| 63* | TwrH2dtl | \overline{WR} or \overline{CS} to data–in invalid (hold time) | PIC16 C 74A | 20 | _ | _ | ns | |
| | | | PIC16 LC 74A | 35 | _ | _ | ns | |
| 64 | TrdL2dtV | RD↓ and CS↓ to data–out valid | | | _ | 80 90 | ns ns | Extended Range Only |
| 65 | TrdH2dtl | RD↑ or CS↓ to data–out invalid | | 10 | _ | 30 | ns | |

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 72 73 73A 74 74A 76 77

TABLE 20-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

| osc | | IC16C76-04 IC16C77-04 | _ | PIC16C76-10 PIC16C77-10 | _ | PIC16C76-20 PIC16C77-20 | - | PIC16LC76-04 PIC16LC77-04 | J | IW Devices |
|-----|--------------|--|-------|--|-------|--|--------------|---|----------------------|---|
| RC | IDD: | 4.0V to 6.0V 5 mA max. at 5.5V 16 μA max. at 4V 4 MHz max. | IDD: | 4.5V to 5.5V 2.7 mA typ. at 5.5V 1.5 μA typ. at 4V 4 MHz max. | IDD: | 4.5V to 5.5V 2.7 mA typ. at 5.5V 1.5 μA typ. at 4V 4 MHz max. | IDD: | at 3.0V | IDD: | 4.0V to 6.0V 5 mA max. at 5.5V 16 μA max. at 4V 4 MHz max. |
| XT | IDD: | $4.0V$ to $6.0V$ 5 mA max. at $5.5V$ $16~\mu A$ max. at $4V$ $4~MHz$ max. | IDD: | 4.5V to 5.5V 2.7 mA typ. at 5.5V 1.5 μA typ. at 4V 4 MHz max. | IDD: | 4.5V to 5.5V 2.7 mA typ. at 5.5V 1.5 μA typ. at 4V 4 MHz max. | IDD: | 2.5V to 6.0V 3.8 mA max. at 3.0V 5 μ A max. at 3V 4 MHz max. | IDD: | 4.0V to 6.0V 5 mA max. at 5.5V 16 μA max. at 4V 4 MHz max. |
| HS | IDD: | 4.5V to 5.5V 13.5 mA typ. at 5.5V 1.5 μA typ. | IDD: | 4.5V to 5.5V 10 mA max. at 5.5V 1.5 μA typ. | IDD: | 4.5V to 5.5V 20 mA max. at 5.5V 1.5 μA typ. | | recommended for se in HS mode | VDD: IDD: IPD: | 4.5V to 5.5V 20 mA max. at 5.5V 1.5 μA typ. |
| | Freq: | at 4.5V 4 MHz max. | Freq: | at 4.5V 10 MHz max. | Freq: | at 4.5V 20 MHz max. | | | Freq: | at 4.5V 20 MHz max. |
| LP | IDD: IPD: | $4.0V$ to $6.0V$ $52.5~\mu A$ typ. at 32 kHz, $4.0V$ $0.9~\mu A$ typ. at $4.0V$ $200~kHz$ max. | | ecommended for se in LP mode | | ecommended for se in LP mode | IDD: IPD: | 2.5V to 6.0V 48 μA max. at 32 kHz, 3.0V 5.0 μA max. at 3.0V 200 kHz max. | IDD: IPD: | $2.5V$ to $6.0V$ $48~\mu A$ max. at $32~kHz$, $3.0V$ $5.0~\mu A$ max. at $3.0V$ $200~kHz$ max. |

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.

Applicable Devices | 72 | 73 | 73A | 74 | 74A | 76 | 77 |

TABLE 20-8: SPI MODE REQUIREMENTS

| Parameter No. | Sym | Characteristic | Min | Тур† | Max | Units | Conditions |
|------------------|-----------------------|--|-------------|------|-----|-------|------------|
| 70* | TssL2scH, TssL2scL | SS↓ to SCK↓ or SCK↑ input | Tcy | _ | _ | ns | |
| 71* | TscH | SCK input high time (slave mode) | Tcy + 20 | _ | _ | ns | |
| 72* | TscL | SCK input low time (slave mode) | Tcy + 20 | _ | _ | ns | |
| 73* | TdiV2scH, TdiV2scL | Setup time of SDI data input to SCK edge | 100 | _ | _ | ns | |
| 74* | TscH2diL, TscL2diL | Hold time of SDI data input to SCK edge | 100 | _ | _ | ns | |
| 75* | TdoR | SDO data output rise time | _ | 10 | 25 | ns | |
| 76* | TdoF | SDO data output fall time | _ | 10 | 25 | ns | |
| 77* | TssH2doZ | SS↑ to SDO output hi-impedance | 10 | _ | 50 | ns | |
| 78* | TscR | SCK output rise time (master mode) | _ | 10 | 25 | ns | |
| 79* | TscF | SCK output fall time (master mode) | _ | 10 | 25 | ns | |
| 80* | TscH2doV, TscL2doV | SDO data output valid after SCK edge | _ | _ | 50 | ns | |
| 81* | TdoV2scH, TdoV2scL | SDO data output setup to SCK edge | Tcy | _ | _ | ns | |
| 82* | TssL2doV | SDO data output valid after SS ↓ edge | _ | _ | 50 | ns | |
| 83* | TscH2ssH, TscL2ssH | SS ↑ after SCK edge | 1.5Tcy + 40 | _ | _ | ns | |

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 21-8: TYPICAL IPD vs. VDD BROWN-OUT DETECT ENABLED (RC MODE)





FIGURE 21-9: MAXIMUM IPD vs. VDD
BROWN-OUT DETECT
ENABLED
(85°C TO -40°C, RC MODE)



Applicable Devices 72 73 73A 74 74A 76 77

FIGURE 21-10: TYPICAL IPD vs. TIMER1 ENABLED (32 kHz, RC0/RC1 = 33 pF/33 pF, RC MODE)





FIGURE 21-11: MAXIMUM IPD vs. TIMER1 ENABLED (32 kHz, RC0/RC1 = 33 pF/33 pF, 85°C TO -40°C, RC MODE)



| Instruction Set |
|--|
| ADDLW149 |
| ADDWF149 |
| ANDLW149 |
| ANDWF149 |
| BCF150 |
| BSF150 |
| BTFSC150 |
| BTFSS151 |
| CALL 151 |
| CLRF 152 |
| CLRW |
| CLRWDT 152 |
| COMF |
| DECF |
| DECFSZ |
| GOTO |
| INCF |
| INCFSZ |
| IORLW |
| IORWF |
| MOVF |
| MOVLW |
| MOVWF |
| NOP |
| OPTION |
| RETFIE |
| RETLW |
| RETURN |
| RLF |
| RRF |
| SLEEP |
| SUBLW |
| SUBWF |
| SWAPF |
| TRIS |
| XORLW |
| XORWF |
| Section |
| • |
| INT Interrupt |
| INTCON 29 INTCON Register 32 |
| INTEON Register 32 INTEDG bit 31, 143 |
| Internal Sampling Switch (Rss) Impedance |
| Interrupts |
| PortB Change |
| RB7:RB4 Port Change45 |
| Section |
| TMR0 |
| IRP bit |
| |
| L |
| Loading of PC40 |

| M | |
|---|-----------|
| MCLR | .133, 136 |
| Memory | · |
| Data Memory | 20 |
| Program Memory | 19 |
| Program Memory Maps | |
| PIC16C72 | |
| PIC16C73 | |
| PIC16C73A | |
| PIC16C74 | _ |
| PIC16C74A | |
| PIC16C76 | _ |
| PIC16C77 | 20 |
| Register File Maps | 04 |
| PIC16C72 | |
| PIC16C73 | |
| PIC16C73A PIC16C74 | |
| PIC16C74 | |
| PIC16C74A | |
| PIC16C77 | |
| MPASM Assembler | |
| MPLAB-C | |
| MPSIM Software Simulator | |
| Wil Olivi Coltware Cilitateli | .100, 100 |
| 0 | |
| OERR bit | 100 |
| OPCODE | |
| OPTION | 29 |
| OPTION Register | 31 |
| Orthogonal | |
| OSC selection | 129 |
| Oscillator | |
| HS | .131, 135 |
| LP | .131, 135 |
| RC | 131 |
| XT | |
| Oscillator Configurations | |
| Output of TMR2 | 69 |
| P | |
| P | 70 02 |
| | 10, 03 |
| Packaging 28-Lead Ceramic w/Window | 251 |
| 28-Lead PDIP | |
| 28-Lead SOIC | |
| 28-Lead SSOP | |
| 40-Lead CERDIP w/Window | |
| 40-Lead PDIP | |
| 44-Lead MQFP | |
| 44-Lead PLCC | |
| 44-Lead TQFP | |
| Paging, Program Memory | |
| Parallel Slave Port | |
| PCFG0 bit | , |
| PCFG1 bit | |
| PCFG2 bit | |
| PCL Register23, 24, 25, 26, 27, 2 | |
| PCLATH | |
| PCLATH Register23, 24, 25, 26, 27, 2 | |
| PCON Register29 | |
| PD bit30, | 133, 135 |
| PICDEM-1 Low-Cost PIC16/17 Demo Board | |
| PICDEM-2 Low-Cost PIC16CXX Demo Board | .163, 164 |
| PICDEM-3 Low-Cost PIC16C9XXX Demo Board | |
| PICMASTER In-Circuit Emulator | 163 |

| Registers | | SPBRG Register | 26, 28 |
|---|--------------|---|--------------------|
| FSR | | Special Event Trigger | |
| Summary | 29 | Special Features of the CPU | |
| INDF | | Special Function Registers | |
| Summary | 20 | PIC16C72 | 23 |
| Initialization Conditions | | PIC16C73 | |
| | 130 | | - , |
| INTCON | | PIC16C73A | - / |
| Summary | 29 | PIC16C74 | • |
| Maps | | PIC16C74A | 25, 27 |
| PIC16C72 | 21 | PIC16C76 | 27 |
| PIC16C73 | 21 | PIC16C77 | 27 |
| PIC16C73A | 21 | Special Function Registers, Section | 23 |
| PIC16C74 | | SPEN bit | |
| PIC16C74A | | SPI | |
| | | | 00.01 |
| PIC16C76 | | Block Diagram | |
| PIC16C77 | 22 | Master Mode | |
| OPTION | | Master Mode Timing | |
| Summary | 29 | Mode | 80 |
| PCL | | Serial Clock | 85 |
| Summary | 29 | Serial Data In | 85 |
| PCLATH | | Serial Data Out | 85 |
| Summary | 29 | Slave Mode Timing | |
| PORTB | | Slave Mode Timing Diagram | |
| | 20 | Slave Select | |
| Summary | | | |
| Reset Conditions | 136 | SPI clock | |
| SSPBUF | | SPI Mode | |
| Section | 80 | SSPCON | 84 |
| SSPCON | | SSPSTAT | 83 |
| Diagram | 79 | SPI Clock Edge Select bit, CKE | 83 |
| SSPSR | | SPI Data Input Sample Phase Select bit, SM | |
| Section | 80 | SPI Mode | |
| SSPSTAT | | SREN bit | |
| Diagram | | SS | |
| - | | | 00 |
| Section | 78 | SSP | |
| STATUS | | Module Overview | |
| Summary | 29 | Section | |
| Summary | 25, 27 | SSPBUF | 86 |
| TMR0 | | SSPCON | 84 |
| Summary | 29 | SSPSR | 86 |
| TRISB | | SSPSTAT | 83 |
| Summary | 20 | SSP in I ² C Mode - See I ² C | |
| Reset | | SSPADD | 01 |
| | | | |
| Reset Conditions for Special Registers | | SSPADD Register | |
| RP0 bit | · · | SSPBUF | |
| RP1 bit | 30 | SSPBUF Register | |
| RX9 bit | 100 | SSPCON | 79, 84 |
| RX9D bit | 100 | SSPCON Register | 25, 27 |
| _ | | SSPEN | 79. 84 |
| 5 | | SSPIE bit | • |
| 3 | 78 83 | SSPIF bit | |
| SCK | , | SSPM3:SSPM0 | |
| | | | , |
| SCL | | SSPOV | |
| SDI | | SSPSTAT | |
| SDO | | SSPSTAT Register2 | 24, 26, 28, 29, 83 |
| Serial Communication Interface (SCI) Module | e, See USART | Stack | 40 |
| Services | | Overflows | 40 |
| One-Time-Programmable (OTP) | 7 | Underflow | |
| Quick-Turnaround-Production (QTP) | | Start bit, S | |
| Serialized Quick-Turnaround Production | | STATUS Register | |
| Slave Mode | . (54.1) | | |
| | 0.4 | Stop bit, P | /8, 83 |
| SCL | | Synchronous Serial Port (SSP) | |
| SDA | | Block Diagram, SPI Mode | 80 |
| SLEEP | • | SPI Master/Slave Diagram | |
| SMP | | SPI Mode | 80 |
| Software Simulator (MPSIM) | 165 | Synchronous Serial Port Enable bit, SSPEN | 79, 84 |
| EDDDC . | 20 | • | , - |

| Figure 20-9: | |
|---|--|
| F: 00 10 | SPI Master Mode Timing (CKE = 0) 232 |
| Figure 20-10: | SPI Master Mode Timing (CKE = 1) 232 |
| Figure 20-11: | SPI Slave Mode Timing (CKE = 0)233 |
| Figure 20-12: | SPI Slave Mode Timing (CKE = 1)233 |
| Figure 20-13: | I ² C Bus Start/Stop Bits Timing |
| Figure 20-14: | I ² C Bus Data Timing |
| | |
| Figure 20-15: | USART Synchronous Transmission |
| | (Master/Slave) Timing |
| Figure 20-16: | USART Synchronous Receive |
| | (Master/Slave) Timing237 |
| Figure 20-17: | A/D Conversion Timing239 |
| Figure 21-1: | Typical IPD vs. VDD (WDT Disabled, |
| • | RC Mode)241 |
| Figure 21-2: | Maximum IPD vs. VDD (WDT |
| 3 | Disabled, RC Mode)241 |
| Figure 21-3: | Typical IPD vs. VDD @ 25°C (WDT |
| riguic 21-5. | Enabled, RC Mode)242 |
| Figure 24 4 | |
| Figure 21-4: | Maximum IPD vs. VDD (WDT |
| | Enabled, RC Mode)242 |
| Figure 21-5: | Typical RC Oscillator |
| | Frequency vs. VDD242 |
| Figure 21-6: | Typical RC Oscillator |
| | Frequency vs. VDD242 |
| Figure 21-7: | Typical RC Oscillator |
| o . | Frequency vs. VDD242 |
| Figure 21-8: | Typical IPD vs. VDD Brown-out |
| 940 = . 0. | Detect Enabled (RC Mode) |
| Figure 21-9: | Maximum IPD vs. VDD Brown-out |
| rigule 21-3. | Detect Enabled |
| | |
| F: 04.40 | (85°C to -40°C, RC Mode) |
| Figure 21-10: | Typical IPD vs. Timer1 Enabled |
| | (32 kHz, RC0/RC1= 33 pF/33 pF, |
| | RC Mode)243 |
| Figure 21-11: | Maximum IPD vs. Timer1 Enabled |
| | (32 kHz, RC0/RC1 = 33 |
| | pF/33 pF, 85°C to -40°C, RC Mode) 243 |
| Figure 21-12: | Typical IDD vs. Frequency |
| o . | (RC Mode @ 22 pF, 25°C)244 |
| Figure 21-13: | Maximum IDD vs. Frequency |
| 1 19410 21 10. | (RC Mode @ 22 pF, -40°C to 85°C) 244 |
| Figure 21-14: | Typical IDD vs. Frequency |
| 1 igule 21-14. | |
| | (DC Made @ 100 pF 25°C) 245 |
| Figure 04 45. | (RC Mode @ 100 pF, 25°C)245 |
| Figure 21-15: | Maximum IDD vs. Frequency (|
| Figure 21-15: | |
| Figure 21-15: Figure 21-16: | Maximum IDD vs. Frequency (RC Mode @ 100 pF, -40°C to 85°C) 245 Typical IDD vs. Frequency |
| | Maximum IDD vs. Frequency (RC Mode @ 100 pF, -40°C to 85°C) 245 Typical IDD vs. Frequency (RC Mode @ 300 pF, 25°C) |
| | Maximum IDD vs. Frequency (RC Mode @ 100 pF, -40°C to 85°C) 245 Typical IDD vs. Frequency |
| Figure 21-16: | Maximum IDD vs. Frequency (RC Mode @ 100 pF, -40°C to 85°C) 245 Typical IDD vs. Frequency (RC Mode @ 300 pF, 25°C) |
| Figure 21-16: | Maximum IDD vs. Frequency (RC Mode @ 100 pF, -40°C to 85°C) 245 Typical IDD vs. Frequency (RC Mode @ 300 pF, 25°C) 246 Maximum IDD vs. Frequency (RC Mode @ 300 pF, -40°C to 85°C) 246 |
| Figure 21-16: | Maximum IDD vs. Frequency (RC Mode @ 100 pF, -40°C to 85°C) 245 Typical IDD vs. Frequency (RC Mode @ 300 pF, 25°C) 246 Maximum IDD vs. Frequency (RC Mode @ 300 pF, -40°C to 85°C) 246 Typical IDD vs. Capacitance @ |
| Figure 21-16: Figure 21-17: Figure 21-18: | Maximum IDD vs. Frequency (RC Mode @ 100 pF, -40°C to 85°C) 245 Typical IDD vs. Frequency (RC Mode @ 300 pF, 25°C) 246 Maximum IDD vs. Frequency (RC Mode @ 300 pF, -40°C to 85°C) 246 Typical IDD vs. Capacitance @ 500 kHz (RC Mode) |
| Figure 21-16: | Maximum IDD vs. Frequency (RC Mode @ 100 pF, -40°C to 85°C) 245 Typical IDD vs. Frequency (RC Mode @ 300 pF, 25°C) 246 Maximum IDD vs. Frequency (RC Mode @ 300 pF, -40°C to 85°C) 246 Typical IDD vs. Capacitance @ 500 kHz (RC Mode) |
| Figure 21-16: Figure 21-17: Figure 21-18: Figure 21-19: | Maximum IDD vs. Frequency (RC Mode @ 100 pF, -40°C to 85°C) 245 Typical IDD vs. Frequency (RC Mode @ 300 pF, 25°C) 246 Maximum IDD vs. Frequency (RC Mode @ 300 pF, -40°C to 85°C) 246 Typical IDD vs. Capacitance @ 500 kHz (RC Mode) |
| Figure 21-16: Figure 21-17: Figure 21-18: | Maximum IDD vs. Frequency (RC Mode @ 100 pF, -40°C to 85°C) 245 Typical IDD vs. Frequency (RC Mode @ 300 pF, 25°C) 246 Maximum IDD vs. Frequency (RC Mode @ 300 pF, -40°C to 85°C) 246 Typical IDD vs. Capacitance @ 500 kHz (RC Mode) |
| Figure 21-16: Figure 21-17: Figure 21-18: Figure 21-19: Figure 21-20: | Maximum IDD vs. Frequency (RC Mode @ 100 pF, -40°C to 85°C) 245 Typical IDD vs. Frequency (RC Mode @ 300 pF, 25°C) 246 Maximum IDD vs. Frequency (RC Mode @ 300 pF, -40°C to 85°C) 246 Typical IDD vs. Capacitance @ 500 kHz (RC Mode) 247 Transconductance(gm) of HS Oscillator vs. VDD 247 Transconductance(gm) of LP Oscillator vs. VDD 247 |
| Figure 21-16: Figure 21-17: Figure 21-18: Figure 21-19: | Maximum IDD vs. Frequency (RC Mode @ 100 pF, -40°C to 85°C) 245 Typical IDD vs. Frequency (RC Mode @ 300 pF, 25°C) 246 Maximum IDD vs. Frequency (RC Mode @ 300 pF, -40°C to 85°C) 246 Typical IDD vs. Capacitance @ 500 kHz (RC Mode) 247 Transconductance(gm) of HS Oscillator vs. VDD 247 Transconductance(gm) of LP Oscillator vs. VDD 247 Transconductance(gm) of XT |
| Figure 21-16: Figure 21-17: Figure 21-18: Figure 21-19: Figure 21-20: Figure 21-21: | Maximum IDD vs. Frequency (RC Mode @ 100 pF, -40°C to 85°C) |
| Figure 21-16: Figure 21-17: Figure 21-18: Figure 21-19: Figure 21-20: | Maximum IDD vs. Frequency (RC Mode @ 100 pF, -40°C to 85°C) |
| Figure 21-16: Figure 21-17: Figure 21-18: Figure 21-19: Figure 21-20: Figure 21-21: | Maximum IDD vs. Frequency (RC Mode @ 100 pF, -40°C to 85°C) |
| Figure 21-16: Figure 21-17: Figure 21-18: Figure 21-19: Figure 21-20: Figure 21-21: | Maximum IDD vs. Frequency (RC Mode @ 100 pF, -40°C to 85°C) |
| Figure 21-16: Figure 21-17: Figure 21-18: Figure 21-19: Figure 21-20: Figure 21-21: Figure 21-22: | Maximum IDD vs. Frequency (RC Mode @ 100 pF, -40°C to 85°C) |
| Figure 21-16: Figure 21-17: Figure 21-18: Figure 21-19: Figure 21-20: Figure 21-21: Figure 21-22: | Maximum IDD vs. Frequency (RC Mode @ 100 pF, -40°C to 85°C) |
| Figure 21-16: Figure 21-17: Figure 21-18: Figure 21-19: Figure 21-20: Figure 21-21: Figure 21-22: Figure 21-23: | Maximum IDD vs. Frequency (RC Mode @ 100 pF, -40°C to 85°C) |
| Figure 21-16: Figure 21-17: Figure 21-18: Figure 21-19: Figure 21-20: Figure 21-21: Figure 21-22: Figure 21-23: | Maximum IDD vs. Frequency (RC Mode @ 100 pF, -40°C to 85°C) |
| Figure 21-16: Figure 21-17: Figure 21-18: Figure 21-19: Figure 21-20: Figure 21-21: Figure 21-22: Figure 21-23: Figure 21-24: | Maximum IDD vs. Frequency (RC Mode @ 100 pF, -40°C to 85°C) |
| Figure 21-16: Figure 21-17: Figure 21-18: Figure 21-19: Figure 21-20: Figure 21-21: Figure 21-22: Figure 21-23: Figure 21-24: Figure 21-25: | Maximum IDD vs. Frequency (RC Mode @ 100 pF, -40°C to 85°C) |
| Figure 21-16: Figure 21-17: Figure 21-18: Figure 21-19: Figure 21-20: Figure 21-21: Figure 21-22: Figure 21-23: Figure 21-24: | Maximum IDD vs. Frequency (RC Mode @ 100 pF, -40°C to 85°C) |

| Figure 21-27: | Typical IDD vs. Frequency |
|---------------|-----------------------------|
| | (XT Mode, 25°C)249 |
| Figure 21-28: | Maximum IDD vs. Frequency |
| | (XT Mode, -40°C to 85°C)249 |
| Figure 21-29: | Typical IDD vs. Frequency |
| | (HS Mode, 25°C) |
| Figure 21-30: | Maximum IDD vs. Frequency |
| | (HS Mode40°C to 85°C) 250 |