

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 10MHz |
| Connectivity | I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 33 |
| Program Memory Size | 14KB (8K x 14) |
| Program Memory Type | OTP |
| EEPROM Size | - |
| RAM Size | 368 x 8 |
| Voltage - Supply (Vcc/Vdd) | 4V ~ 6V |
| Data Converters | A/D 8x8b |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Through Hole |
| Package / Case | 40-DIP (0.600", 15.24mm) |
| Supplier Device Package | 40-PDIP |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16c77-10i-p |

PIC16C7X

5.3 PORTC and TRISC Registers

| Applicable Devices | |
|--------------------|----|
| 72 | 73 |
| 73A | 74 |
| 74A | 76 |
| 76 | 77 |

PORTC is an 8-bit bi-directional port. Each pin is individually configurable as an input or output through the TRISC register. PORTC is multiplexed with several peripheral functions (Table 5-5). PORTC pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. Since the TRIS bit override is in effect while the peripheral is enabled, read-modify-write instructions (BSF, BCF, XORWF) with TRISC as destination should be avoided. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.


EXAMPLE 5-3: INITIALIZING PORTC

```

BCF STATUS, RP0 ; Select Bank 0
BCF STATUS, RP1 ; PIC16C76/77 only
CLRF PORTC      ; Initialize PORTC by
; clearing output
; data latches
BSF STATUS, RP0 ; Select Bank 1
MOVLW 0xCF      ; Value used to
; initialize data
; direction
MOVWF TRISC     ; Set RC<3:0> as inputs
; RC<5:4> as outputs
; RC<7:6> as inputs

```

**FIGURE 5-6: PORTC BLOCK DIAGRAM
(PERIPHERAL OUTPUT OVERRIDE)**



- Note 1: I/O pins have diode protection to VDD and Vss.
- 2: Port/Peripheral select signal selects between port data and peripheral output.
- 3: Peripheral OE (output enable) is only activated if peripheral select is active.

TABLE 5-5: PORTC FUNCTIONS

| Name | Bit# | Buffer Type | Function |
|-------------------------------|------|-------------|---|
| RC0/T1OSO/T1CKI | bit0 | ST | Input/output port pin or Timer1 oscillator output/Timer1 clock input |
| RC1/T1OSI/CCP2 ⁽¹⁾ | bit1 | ST | Input/output port pin or Timer1 oscillator input or Capture2 input/ Compare2 output/PWM2 output |
| RC2/CCP1 | bit2 | ST | Input/output port pin or Capture1 input/Compare1 output/PWM1 output |
| RC3/SCK/SCL | bit3 | ST | RC3 can also be the synchronous serial clock for both SPI and I ² C modes. |
| RC4/SDI/SDA | bit4 | ST | RC4 can also be the SPI Data In (SPI mode) or data I/O (I ² C mode). |
| RC5/SDO | bit5 | ST | Input/output port pin or Synchronous Serial Port data output |
| RC6/TX/CK ⁽²⁾ | bit6 | ST | Input/output port pin or USART Asynchronous Transmit, or USART Synchronous Clock |
| RC7/RX/DT ⁽²⁾ | bit7 | ST | Input/output port pin or USART Asynchronous Receive, or USART Synchronous Data |

Legend: ST = Schmitt Trigger input

Note 1: The CCP2 multiplexed function is not enabled on the PIC16C72.

2: The TX/CK and RX/DT multiplexed functions are not enabled on the PIC16C72.

PIC16C7X

5.4 PORTD and TRISD Registers

| Applicable Devices | | | | | | | |
|--------------------|----|-----|----|-----|----|----|--|
| 72 | 73 | 73A | 74 | 74A | 76 | 77 | |

PORTD is an 8-bit port with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

PORTD can be configured as an 8-bit wide microprocessor port (parallel slave port) by setting control bit PSPMODE (TRISE<4>). In this mode, the input buffers are TTL.

FIGURE 5-7: PORTD BLOCK DIAGRAM (IN I/O PORT MODE)




TABLE 5-7: PORTD FUNCTIONS

| Name | Bit# | Buffer Type | Function |
|----------|------|-----------------------|---|
| RD0/PSP0 | bit0 | ST/TTL ⁽¹⁾ | Input/output port pin or parallel slave port bit0 |
| RD1/PSP1 | bit1 | ST/TTL ⁽¹⁾ | Input/output port pin or parallel slave port bit1 |
| RD2/PSP2 | bit2 | ST/TTL ⁽¹⁾ | Input/output port pin or parallel slave port bit2 |
| RD3/PSP3 | bit3 | ST/TTL ⁽¹⁾ | Input/output port pin or parallel slave port bit3 |
| RD4/PSP4 | bit4 | ST/TTL ⁽¹⁾ | Input/output port pin or parallel slave port bit4 |
| RD5/PSP5 | bit5 | ST/TTL ⁽¹⁾ | Input/output port pin or parallel slave port bit5 |
| RD6/PSP6 | bit6 | ST/TTL ⁽¹⁾ | Input/output port pin or parallel slave port bit6 |
| RD7/PSP7 | bit7 | ST/TTL ⁽¹⁾ | Input/output port pin or parallel slave port bit7 |

Legend: ST = Schmitt Trigger input TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffer when in Parallel Slave Port Mode.

TABLE 5-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Value on all other resets |
|---------|-------|-------------------------------|-------|-------|---------|-------|---------------------------|-------|-------|--------------------------|------------------------------|
| 08h | PORTD | RD7 | RD6 | RD5 | RD4 | RD3 | RD2 | RD1 | RD0 | xxxx xxxx | uuuu uuuu |
| 88h | TRISD | PORTD Data Direction Register | | | | | | | | | |
| 89h | TRISE | IBF | OBF | IBOV | PSPMODE | — | PORTE Data Direction Bits | | | 0000 -111 | 0000 -111 |

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTD.

5.6 I/O Programming Considerations

| Applicable Devices | | | | | | | |
|--------------------|----|-----|----|-----|----|----|--|
| 72 | 73 | 73A | 74 | 74A | 76 | 77 | |

5.6.1 BI-DIRECTIONAL I/O PORTS

Any instruction which writes, operates internally as a read followed by a write operation. The BCF and BSF instructions, for example, read the register into the CPU, execute the bit operation and write the result back to the register. Caution must be used when these instructions are applied to a port with both inputs and outputs defined. For example, a BSF operation on bit5 of PORTB will cause all eight bits of PORTB to be read into the CPU. Then the BSF operation takes place on bit5 and PORTB is written to the output latches. If another bit of PORTB is used as a bi-directional I/O pin (e.g., bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and rewritten to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit0 is switched to an output, the content of the data latch may now be unknown.

Reading the port register, reads the values of the port pins. Writing to the port register writes the value to the port latch. When using read-modify-write instructions (ex. BCF, BSF, etc.) on a port, the value of the port pins is read, the desired operation is done to this value, and this value is then written to the port latch.

Example 5-4 shows the effect of two sequential read-modify-write instructions on an I/O port.

EXAMPLE 5-4: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT


```
;Initial PORT settings: PORTB<7:4> Inputs
;                                PORTB<3:0> Outputs
;PORTB<7:6> have external pull-ups and are
;not connected to other circuitry
;
;          PORT latch    PORT pins
;----- -----
BCF PORTB, 7      ; 01pp pppp    11pp pppp
BCF PORTB, 6      ; 10pp pppp    11pp pppp
BSF STATUS, RP0   ;
BCF TRISB, 7      ; 10pp pppp    11pp pppp
BCF TRISB, 6      ; 10pp pppp    10pp pppp
;
;Note that the user may have expected the
;pin values to be 00pp ppp. The 2nd BCF
;caused RB7 to be latched as the pin value
;(high).
```

A pin actively outputting a Low or High should not be driven from external devices at the same time in order to change the level on this pin ("wired-or", "wired-and"). The resulting high output currents may damage the chip.

5.6.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 5-10). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before the next instruction which causes that file to be read into the CPU is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.

FIGURE 5-10: SUCCESSIVE I/O OPERATION



8.0 TIMER1 MODULE

| Applicable Devices | | | | | | | |
|--------------------|----|-----|----|-----|----|----|--|
| 72 | 73 | 73A | 74 | 74A | 76 | 77 | |

The Timer1 module is a 16-bit timer/counter consisting of two 8-bit registers (TMR1H and TMR1L) which are readable and writable. The TMR1 Register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 Interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing TMR1 interrupt enable bit TMR1IE (PIE1<0>).

Timer1 can operate in one of two modes:

- As a timer
- As a counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

In timer mode, Timer1 increments every instruction cycle. In counter mode, it increments on every rising edge of the external clock input.

Timer1 can be enabled/disabled by setting/clearing control bit TMR1ON (T1CON<0>).

Timer1 also has an internal “reset input”. This reset can be generated by either of the two CCP modules (Section 10.0). Figure 8-1 shows the Timer1 control register.

For the PIC16C72/73A/74A/76/77, when the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI/CCP2 and RC0/T1OSO/T1CKI pins become inputs. That is, the TRISC<1:0> value is ignored.

For the PIC16C73/74, when the Timer1 oscillator is enabled (T1OSCEN is set), RC1/T1OSI/CCP2 pin becomes an input, however the RC0/T1OSO/T1CKI pin will have to be configured as an input by setting the TRISC<0> bit.

FIGURE 8-1: T1CON: TIMER1 CONTROL REGISTER (ADDRESS 10h)

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|---|-----|---------|---------|---------|--------|--------|--------|
| — | — | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR1ON |
| bit7 | | | | | | | bit0 |
| R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset | | | | | | | |
| bit 7-6: Unimplemented: Read as '0' | | | | | | | |
| bit 5-4: T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits 11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value 00 = 1:1 Prescale value | | | | | | | |
| bit 3: T1OSCEN: Timer1 Oscillator Enable Control bit 1 = Oscillator is enabled 0 = Oscillator is shut off Note: The oscillator inverter and feedback resistor are turned off to eliminate power drain | | | | | | | |
| bit 2: T1SYNC: Timer1 External Clock Input Synchronization Control bit <u>TMR1CS = 1</u> 1 = Do not synchronize external clock input 0 = Synchronize external clock input | | | | | | | |
| <u>TMR1CS = 0</u> This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0. | | | | | | | |
| bit 1: TMR1CS: Timer1 Clock Source Select bit 1 = External clock from pin RC0/T1OSO/T1CKI (on the rising edge) 0 = Internal clock (Fosc/4) | | | | | | | |
| bit 0: TMR1ON: Timer1 On bit 1 = Enables Timer1 0 = Stops Timer1 | | | | | | | |

Steps to follow when setting up an Asynchronous Transmission:

1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH. (Section 12.1)
2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
3. If interrupts are desired, then set enable bit TXIE.
4. If 9-bit transmission is desired, then set transmit bit TX9.
5. Enable the transmission by setting bit TXEN, which will also set bit TXIF.
6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
7. Load data to the TXREG register (starts transmission).

FIGURE 12-8: ASYNCHRONOUS MASTER TRANSMISSION




FIGURE 12-9: ASYNCHRONOUS MASTER TRANSMISSION (BACK TO BACK)




TABLE 12-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Value on all other Resets |
|---------|-------|------------------------------|-------|-------|-------|-------|--------|--------|--------|--------------------------|---------------------------------|
| 0Ch | PIR1 | PSPIF ⁽¹⁾ | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 0000 0000 | 0000 0000 |
| 18h | RCSTA | SPEN | RX9 | SREN | CREN | — | FERR | OERR | RX9D | 0000 -00x | 0000 -00x |
| 19h | TXREG | USART Transmit Register | | | | | | | | 0000 0000 | 0000 0000 |
| 8Ch | PIE1 | PSPIE ⁽¹⁾ | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 0000 0000 | 0000 0000 |
| 98h | TXSTA | CSRC | TX9 | TXEN | SYNC | — | BRGH | TRMT | TX9D | 0000 -010 | 0000 -010 |
| 99h | SPBRG | Baud Rate Generator Register | | | | | | | | 0000 0000 | 0000 0000 |

Legend: x = unknown, – = unimplemented locations read as '0'. Shaded cells are not used for Asynchronous Transmission.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C73/73A/76, always maintain these bits clear.

PIC16C7X

TABLE 15-2: PIC16CXX INSTRUCTION SET

| Mnemonic, Operands | Description | Cycles | 14-Bit Opcode | | | | Status Affected | Notes |
|---|-------------|------------------------------|---------------|----|------|------|--------------------|--------|
| | | | MSb | | Lsb | | | |
| BYTE-ORIENTED FILE REGISTER OPERATIONS | | | | | | | | |
| ADDWF | f, d | Add W and f | 1 | 00 | 0111 | dfff | ffff | C,DC,Z |
| ANDWF | f, d | AND W with f | 1 | 00 | 0101 | dfff | ffff | Z |
| CLRF | f | Clear f | 1 | 00 | 0001 | 1fff | ffff | Z |
| CLRW | - | Clear W | 1 | 00 | 0001 | 0xxx | xxxx | Z |
| COMF | f, d | Complement f | 1 | 00 | 1001 | dfff | ffff | Z |
| DECFSZ | f, d | Decrement f, Skip if 0 | 1(2) | 00 | 0011 | dfff | ffff | Z |
| INCF | f, d | Increment f | 1 | 00 | 1010 | dfff | ffff | Z |
| INCFSZ | f, d | Increment f, Skip if 0 | 1(2) | 00 | 1111 | dfff | ffff | Z |
| IORWF | f, d | Inclusive OR W with f | 1 | 00 | 0100 | dfff | ffff | Z |
| MOVF | f, d | Move f | 1 | 00 | 1000 | dfff | ffff | Z |
| MOVWF | f | Move W to f | 1 | 00 | 0000 | 1fff | ffff | Z |
| NOP | - | No Operation | 1 | 00 | 0000 | 0xx0 | 0000 | |
| RLF | f, d | Rotate Left f through Carry | 1 | 00 | 1101 | dfff | ffff | C |
| RRF | f, d | Rotate Right f through Carry | 1 | 00 | 1100 | dfff | ffff | C |
| SUBWF | f, d | Subtract W from f | 1 | 00 | 0010 | dfff | ffff | C,DC,Z |
| SWAPF | f, d | Swap nibbles in f | 1 | 00 | 1110 | dfff | ffff | Z |
| XORWF | f, d | Exclusive OR W with f | 1 | 00 | 0110 | dfff | ffff | Z |
| BIT-ORIENTED FILE REGISTER OPERATIONS | | | | | | | | |
| BCF | f, b | Bit Clear f | 1 | 01 | 00bb | bfff | ffff | |
| BSF | f, b | Bit Set f | 1 | 01 | 01bb | bfff | ffff | |
| BTFSZ | f, b | Bit Test f, Skip if Clear | 1 (2) | 01 | 10bb | bfff | ffff | Z |
| BTFSZ | f, b | Bit Test f, Skip if Set | 1 (2) | 01 | 11bb | bfff | ffff | Z |
| LITERAL AND CONTROL OPERATIONS | | | | | | | | |
| ADDLW | k | Add literal and W | 1 | 11 | 111x | kkkk | kkkk | C,DC,Z |
| ANDLW | k | AND literal with W | 1 | 11 | 1001 | kkkk | kkkk | Z |
| CALL | k | Call subroutine | 2 | 10 | 0kkk | kkkk | kkkk | |
| CLRWD | - | Clear Watchdog Timer | 1 | 00 | 0000 | 0110 | 0100 | TO,PD |
| GOTO | k | Go to address | 2 | 10 | 1kkk | kkkk | kkkk | |
| IORLW | k | Inclusive OR literal with W | 1 | 11 | 1000 | kkkk | kkkk | Z |
| MOVlw | k | Move literal to W | 1 | 11 | 00xx | kkkk | kkkk | |
| RETFIE | - | Return from interrupt | 2 | 00 | 0000 | 0000 | 1001 | |
| RETLW | k | Return with literal in W | 2 | 11 | 01xx | kkkk | kkkk | |
| RETURN | - | Return from Subroutine | 2 | 00 | 0000 | 0000 | 1000 | |
| SLEEP | - | Go into standby mode | 1 | 00 | 0000 | 0110 | 0011 | TO,PD |
| SUBLW | k | Subtract W from literal | 1 | 11 | 110x | kkkk | kkkk | C,DC,Z |
| XORLW | k | Exclusive OR literal with W | 1 | 11 | 1010 | kkkk | kkkk | Z |

- Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
- 2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.
- 3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

PIC16C7X

| CLRF Clear f | | | | | | | | | |
|--------------------------|---|--------------|--------------------|------|------|--------|-------------------|--------------|--------------------|
| Syntax: | [label] CLRF f | | | | | | | | |
| Operands: | $0 \leq f \leq 127$ | | | | | | | | |
| Operation: | $00h \rightarrow (f)$ $1 \rightarrow Z$ | | | | | | | | |
| Status Affected: | Z | | | | | | | | |
| Encoding: | <table border="1"> <tr> <td>00</td><td>0001</td><td>1fff</td><td>ffff</td></tr> </table> | 00 | 0001 | 1fff | ffff | | | | |
| 00 | 0001 | 1fff | ffff | | | | | | |
| Description: | The contents of register 'f' are cleared and the Z bit is set. | | | | | | | | |
| Words: | 1 | | | | | | | | |
| Cycles: | 1 | | | | | | | | |
| Q Cycle Activity: | <table> <tr> <th>Q1</th><th>Q2</th><th>Q3</th><th>Q4</th></tr> <tr> <td>Decode</td><td>Read register 'f'</td><td>Process data</td><td>Write register 'f'</td></tr> </table> | Q1 | Q2 | Q3 | Q4 | Decode | Read register 'f' | Process data | Write register 'f' |
| Q1 | Q2 | Q3 | Q4 | | | | | | |
| Decode | Read register 'f' | Process data | Write register 'f' | | | | | | |

Example CLRF FLAG_REG

Before Instruction
FLAG_REG = 0x5A

After Instruction
FLAG_REG = 0x00
Z = 1

| CLRW Clear W | | | | | | | | | |
|--------------------------|--|--------------|------------|------|------|--------|--------------|--------------|------------|
| Syntax: | [label] CLRW | | | | | | | | |
| Operands: | None | | | | | | | | |
| Operation: | $00h \rightarrow (W)$ $1 \rightarrow Z$ | | | | | | | | |
| Status Affected: | Z | | | | | | | | |
| Encoding: | <table border="1"> <tr> <td>00</td><td>0001</td><td>0xxx</td><td>xxxx</td></tr> </table> | 00 | 0001 | 0xxx | xxxx | | | | |
| 00 | 0001 | 0xxx | xxxx | | | | | | |
| Description: | W register is cleared. Zero bit (Z) is set. | | | | | | | | |
| Words: | 1 | | | | | | | | |
| Cycles: | 1 | | | | | | | | |
| Q Cycle Activity: | <table> <tr> <th>Q1</th><th>Q2</th><th>Q3</th><th>Q4</th></tr> <tr> <td>Decode</td><td>No-Operation</td><td>Process data</td><td>Write to W</td></tr> </table> | Q1 | Q2 | Q3 | Q4 | Decode | No-Operation | Process data | Write to W |
| Q1 | Q2 | Q3 | Q4 | | | | | | |
| Decode | No-Operation | Process data | Write to W | | | | | | |

Example CLRW

Before Instruction
W = 0x5A

After Instruction
W = 0x00
Z = 1


| CLRWDT Clear Watchdog Timer | | | | | | | | | |
|---|---|--------------|-------------------|------|------|--------|--------------|--------------|-------------------|
| Syntax: | [label] CLRWDT | | | | | | | | |
| Operands: | None | | | | | | | | |
| Operation: | $00h \rightarrow WDT$ $0 \rightarrow WDT$ prescaler, $1 \rightarrow \overline{TO}$ $1 \rightarrow \overline{PD}$ | | | | | | | | |
| Status Affected: | $\overline{TO}, \overline{PD}$ | | | | | | | | |
| Encoding: | <table border="1"> <tr> <td>00</td><td>0000</td><td>0110</td><td>0100</td></tr> </table> | 00 | 0000 | 0110 | 0100 | | | | |
| 00 | 0000 | 0110 | 0100 | | | | | | |
| Description: | CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits \overline{TO} and \overline{PD} are set. | | | | | | | | |
| Words: | 1 | | | | | | | | |
| Cycles: | 1 | | | | | | | | |
| Q Cycle Activity: | <table> <tr> <th>Q1</th><th>Q2</th><th>Q3</th><th>Q4</th></tr> <tr> <td>Decode</td><td>No-Operation</td><td>Process data</td><td>Clear WDT Counter</td></tr> </table> | Q1 | Q2 | Q3 | Q4 | Decode | No-Operation | Process data | Clear WDT Counter |
| Q1 | Q2 | Q3 | Q4 | | | | | | |
| Decode | No-Operation | Process data | Clear WDT Counter | | | | | | |

Example CLRWDT

Before Instruction
WDT counter = ?

After Instruction
WDT counter = 0x00
WDT prescaler = 0
 $\overline{TO} = 1$
 $\overline{PD} = 1$

| INCFSZ | Increment f, Skip if 0 | | | | IORLW | Inclusive OR Literal with W | | | |
|-------------------|--|-------------------|--------------|----------------------|--------------------|---|------------------|--------------|------------|
| Syntax: | [<i>label</i>] INCFSZ f,d | | | | Syntax: | [<i>label</i>] IORLW k | | | |
| Operands: | 0 ≤ f ≤ 127 d ∈ [0,1] | | | | Operands: | 0 ≤ k ≤ 255 | | | |
| Operation: | (f) + 1 → (destination), skip if result = 0 | | | | Operation: | (W) .OR. k → (W) | | | |
| Status Affected: | None | | | | Status Affected: | Z | | | |
| Encoding: | 00 1111 dfff ffff | | | | Encoding: | 11 1000 kkkk kkkk | | | |
| Description: | The contents of register 'f' are incremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 1, the next instruction is executed. If the result is 0, a NOP is executed instead making it a 2TCY instruction. | | | | Description: | The contents of the W register is OR'ed with the eight bit literal 'k'. The result is placed in the W register. | | | |
| Words: | 1 | | | | Words: | 1 | | | |
| Cycles: | 1(2) | | | | Cycles: | 1 | | | |
| Q Cycle Activity: | Q1 Q2 Q3 Q4 | | | | Q Cycle Activity: | Q1 Q2 Q3 Q4 | | | |
| | Decode | Read register 'f' | Process data | Write to destination | | Decode | Read literal 'k' | Process data | Write to W |
| If Skip: | (2nd Cycle) | | | | Example | IORLW 0x35 | | | |
| | Q1 Q2 Q3 Q4 | | | | Before Instruction | W = 0x9A | | | |
| | No-Operation | No-Operation | No-Operation | No-Operation | After Instruction | W = 0xBF Z = 1 | | | |
| Example | HERE INCFSZ CNT, 1 CONTINUE GOTO LOOP • • • | | | | | | | | |
| | Before Instruction PC = address HERE | | | | | | | | |
| | After Instruction CNT = CNT + 1 if CNT= 0, PC = address CONTINUE if CNT≠ 0, PC = address HERE +1 | | | | | | | | |

FIGURE 17-9: I²C BUS START/STOP BITS TIMING**TABLE 17-8: I²C BUS START/STOP BITS REQUIREMENTS**

| Parameter No. | Sym | Characteristic | | Min | Typ | Max | Units | Conditions |
|---------------|---------|-----------------|--------------|------|-----|-----|-------|--|
| 90 | TSU:STA | START condition | 100 kHz mode | 4700 | — | — | ns | Only relevant for repeated START condition |
| | | Setup time | 400 kHz mode | 600 | — | — | | |
| 91 | THD:STA | START condition | 100 kHz mode | 4000 | — | — | ns | After this period the first clock pulse is generated |
| | | Hold time | 400 kHz mode | 600 | — | — | | |
| 92 | TSU:STO | STOP condition | 100 kHz mode | 4700 | — | — | ns | |
| | | Setup time | 400 kHz mode | 600 | — | — | | |
| 93 | THD:STO | STOP condition | 100 kHz mode | 4000 | — | — | ns | |
| | | Hold time | 400 kHz mode | 600 | — | — | | |

PIC16C7X

Applicable Devices | 72 | 73 | 73A | 74 | 74A | 76 | 77 |

FIGURE 18-3: CLKOUT AND I/O TIMING




TABLE 18-3: CLKOUT AND I/O TIMING REQUIREMENTS

| Parameter No. | Sym | Characteristic | | Min | Typt† | Max | Units | Conditions |
|---------------|----------|---|--------------|--------------|-------|-------------|-------|------------|
| 10* | Tosh2ckL | OSC1↑ to CLKOUT↓ | | — | 75 | 200 | ns | Note 1 |
| 11* | Tosh2ckH | OSC1↑ to CLKOUT↑ | | — | 75 | 200 | ns | Note 1 |
| 12* | TckR | CLKOUT rise time | | — | 35 | 100 | ns | Note 1 |
| 13* | TckF | CLKOUT fall time | | — | 35 | 100 | ns | Note 1 |
| 14* | TckL2ioV | CLKOUT ↓ to Port out valid | | — | — | 0.5TCY + 20 | ns | Note 1 |
| 15* | TioV2ckH | Port in valid before CLKOUT ↑ | | 0.25TCY + 25 | — | — | ns | Note 1 |
| 16* | TckH2iol | Port in hold after CLKOUT ↑ | | 0 | — | — | ns | Note 1 |
| 17* | Tosh2ioV | OSC1↑ (Q1 cycle) to Port out valid | | — | 50 | 150 | ns | |
| 18* | Tosh2iol | OSC1↑ (Q2 cycle) to Port input invalid (I/O in hold time) | PIC16C73/74 | 100 | — | — | ns | |
| | | | PIC16LC73/74 | 200 | — | — | ns | |
| 19* | TioV2osH | Port input valid to OSC1↑ (I/O in setup time) | | 0 | — | — | ns | |
| 20* | TioR | Port output rise time | PIC16C73/74 | — | 10 | 25 | ns | |
| | | | PIC16LC73/74 | — | — | 60 | ns | |
| 21* | TioF | Port output fall time | PIC16C73/74 | — | 10 | 25 | ns | |
| | | | PIC16LC73/74 | — | — | 60 | ns | |
| 22††* | Tinp | INT pin high or low time | | TCY | — | — | ns | |
| 23††* | Trbp | RB7:RB4 change INT high or low time | | TCY | — | — | ns | |

* These parameters are characterized but not tested.

†Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

†† These parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

PIC16C7X

Applicable Devices | 72 | 73 | 73A | 74 | 74A | 76 | 77 |

FIGURE 18-11: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




TABLE 18-11: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

| Parameter No. | Sym | Characteristic | | Min | Typt† | Max | Units | Conditions |
|---------------|----------|---|--------------|-----|-------|-----|-------|------------|
| 120 | TckH2dtV | <u>SYNC XMIT (MASTER & SLAVE)</u> Clock high to data out valid | PIC16C73/74 | — | — | 80 | ns | |
| | | | PIC16LC73/74 | — | — | 100 | ns | |
| 121 | Tckrf | Clock out rise time and fall time (Master Mode) | PIC16C73/74 | — | — | 45 | ns | |
| | | | PIC16LC73/74 | — | — | 50 | ns | |
| 122 | Tdtrf | Data out rise time and fall time | PIC16C73/74 | — | — | 45 | ns | |
| | | | PIC16LC73/74 | — | — | 50 | ns | |

†: Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 18-12: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 18-12: USART SYNCHRONOUS RECEIVE REQUIREMENTS


| Parameter No. | Sym | Characteristic | Min | Typt† | Max | Units | Conditions |
|---------------|----------|--|-----|-------|-----|-------|------------|
| 125 | TdtV2ckL | <u>SYNC RCV (MASTER & SLAVE)</u> Data setup before CK ↓ (DT setup time) | 15 | — | — | ns | |
| 126 | TckL2dtl | Data hold after CK ↓ (DT hold time) | 15 | — | — | ns | |

†: Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

PIC16C7X

Applicable Devices | 72 | 73 | 73A | 74 | 74A | 76 | 77 |

FIGURE 18-13: A/D CONVERSION TIMING



Note 1: If the A/D clock source is selected as RC, a time of T_{CY} is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

TABLE 18-14: A/D CONVERSION REQUIREMENTS

| Param No. | Sym | Characteristic | | Min | Typ† | Max | Units | Conditions |
|-----------|------|---|--------------|----------|------|-----|-------|---|
| 130 | TAD | A/D clock period | PIC16C73/74 | 1.6 | — | — | μs | TOSC based, VREF \geq 3.0V |
| | | | PIC16LC73/74 | 2.0 | — | — | μs | Tosc based, VREF full range |
| | | | PIC16C73/74 | 2.0 | 4.0 | 6.0 | μs | A/D RC Mode |
| | | | PIC16LC73/74 | 3.0 | 6.0 | 9.0 | μs | A/D RC Mode |
| 131 | TCNV | Conversion time (not including S/H time) (Note 1) | — | — | 9.5 | — | TAD | |
| 132 | TACQ | Acquisition time | Note 2 | 20 | — | — | μs | The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSB (i.e., 20 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD). |
| | | | 5* | — | — | — | μs | |
| 134 | TGO | Q4 to A/D clock start | — | Tosc/2 § | — | — | — | If the A/D clock source is selected as RC, a time of T _{CY} is added before the A/D clock starts. This allows the SLEEP instruction to be executed. |
| 135 | Tswc | Switching from convert → sample time | 1.5 § | — | — | — | TAD | |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

Note 1: ADRES register may be read on the following T_{CY} cycle.

2: See Section 13.1 for min conditions.

19.2 DC Characteristics: PIC16LC73A/74A-04 (Commercial, Industrial)

| DC CHARACTERISTICS | | Standard Operating Conditions (unless otherwise stated) | | | | | | |
|--------------------|--|---|------|------|-----|-------|---|--|
| Param No. | Characteristic | Sym | Min | Typ† | Max | Units | Conditions | |
| D001 | Supply Voltage | VDD | 2.5 | - | 6.0 | V | LP, XT, RC osc configuration (DC - 4 MHz) | |
| D002* | RAM Data Retention Voltage (Note 1) | VDR | - | 1.5 | - | V | | |
| D003 | VDD start voltage to ensure internal Power-on Reset signal | VPOR | - | Vss | - | V | See section on Power-on Reset for details | |
| D004* | VDD rise rate to ensure internal Power-on Reset signal | SVDD | 0.05 | - | - | V/ms | See section on Power-on Reset for details | |
| D005 | Brown-out Reset Voltage | BVDD | 3.7 | 4.0 | 4.3 | V | BODEN bit in configuration word enabled | |
| D010 | Supply Current (Note 2,5) | IDD | - | 2.0 | 3.8 | mA | XT, RC osc configuration FOSC = 4 MHz, VDD = 3.0V (Note 4) | |
| D010A | | | - | 22.5 | 48 | µA | LP osc configuration FOSC = 32 kHz, VDD = 3.0V, WDT disabled | |
| D015* | Brown-out Reset Current (Note 6) | ΔIBOR | - | 350 | 425 | µA | BOR enabled VDD = 5.0V | |
| D020 | Power-down Current (Note 3,5) | IPD | - | 7.5 | 30 | µA | VDD = 3.0V, WDT enabled, -40°C to +85°C | |
| D021 | | | - | 0.9 | 5 | µA | VDD = 3.0V, WDT disabled, 0°C to +70°C | |
| D021A | | | - | 0.9 | 5 | µA | VDD = 3.0V, WDT disabled, -40°C to +85°C | |
| D023* | Brown-out Reset Current (Note 6) | ΔIBOR | - | 350 | 425 | µA | BOR enabled VDD = 5.0V | |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD

MCLR = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula $Ir = VDD/2Rext$ (mA) with Rext in kOhm.

5: Timer1 oscillator (when enabled) adds approximately 20 µA to the specification. This value is from characterization and is for design guidance only. This is not tested.

6: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

FIGURE 19-7: CAPTURE/COMPARE/PWM TIMINGS (CCP1 AND CCP2)




TABLE 19-6: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1 AND CCP2)

| Param No. | Sym | Characteristic | | Min | Typ† | Max | Units | Conditions |
|-----------|------|--------------------------------|----------------|-----------------------|------|-----|-------|--------------------------------|
| 50* | TccL | CCP1 and CCP2 input low time | No Prescaler | 0.5TCY + 20 | — | — | ns | |
| | | | With Prescaler | PIC16C73A/74A | 10 | — | — | |
| | | | | PIC16LC73A/74A | 20 | — | — | |
| 51* | TccH | CCP1 and CCP2 input high time | No Prescaler | 0.5TCY + 20 | — | — | ns | |
| | | | With Prescaler | PIC16C73A/74A | 10 | — | — | |
| | | | | PIC16LC73A/74A | 20 | — | — | |
| 52* | TccP | CCP1 and CCP2 input period | | <u>3TCY + 40</u> N | — | — | ns | N = prescale value (1,4 or 16) |
| 53* | TccR | CCP1 and CCP2 output rise time | PIC16C73A/74A | — | 10 | 25 | ns | |
| | | | PIC16LC73A/74A | — | 25 | 45 | ns | |
| 54* | TccF | CCP1 and CCP2 output fall time | PIC16C73A/74A | — | 10 | 25 | ns | |
| | | | PIC16LC73A/74A | — | 25 | 45 | ns | |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated.

These parameters are for design guidance only and are not tested.

FIGURE 20-6: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS




TABLE 20-5: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

| Param No. | Sym | Characteristic | | | Min | Typ† | Max | Units | Conditions |
|-----------|-----------|--|-----------------------------------|----------------|---|------|-------|-------|-------------------------------------|
| 40* | Tt0H | T0CKI High Pulse Width | | No Prescaler | 0.5TCY + 20 | — | — | ns | Must also meet parameter 42 |
| | | | | With Prescaler | 10 | — | — | ns | |
| 41* | Tt0L | T0CKI Low Pulse Width | | No Prescaler | 0.5TCY + 20 | — | — | ns | Must also meet parameter 42 |
| | | | | With Prescaler | 10 | — | — | ns | |
| 42* | Tt0P | T0CKI Period | | No Prescaler | TCY + 40 | — | — | ns | N = prescale value (2, 4, ..., 256) |
| | | | | With Prescaler | Greater of: 20 or <u>TCY + 40</u> N | — | — | ns | |
| 45* | Tt1H | T1CKI High Time | Synchronous, Prescaler = 1 | | 0.5TCY + 20 | — | — | ns | Must also meet parameter 47 |
| | | | Synchronous, Prescaler = PIC16C7X | | 15 | — | — | ns | |
| | | | PIC16LC7X | | 25 | — | — | ns | |
| | | | Asynchronous | PIC16C7X | 30 | — | — | ns | |
| | | | | PIC16LC7X | 50 | — | — | ns | |
| 46* | Tt1L | T1CKI Low Time | Synchronous, Prescaler = 1 | | 0.5TCY + 20 | — | — | ns | Must also meet parameter 47 |
| | | | Synchronous, Prescaler = PIC16C7X | | 15 | — | — | ns | |
| | | | PIC16LC7X | | 25 | — | — | ns | |
| | | | Asynchronous | PIC16C7X | 30 | — | — | ns | |
| | | | | PIC16LC7X | 50 | — | — | ns | |
| 47* | Tt1P | T1CKI input period | Synchronous | PIC16C7X | Greater of: 30 OR <u>TCY + 40</u> N | — | — | ns | N = prescale value (1, 2, 4, 8) |
| | | | | PIC16LC7X | Greater of: 50 OR <u>TCY + 40</u> N | — | — | ns | |
| | | | Asynchronous | PIC16C7X | 60 | — | — | ns | |
| | | | | PIC16LC7X | 100 | — | — | ns | |
| | | | | | | | | | |
| | Ft1 | Timer1 oscillator input frequency range (oscillator enabled by setting bit T1OSCEN) | | | DC | — | 200 | kHz | |
| 48 | TCKEZtmr1 | Delay from external clock edge to timer increment | | | 2Tosc | — | 7Tosc | — | |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

PIC16C7X

Applicable Devices | 72 | 73 | 73A | 74 | 74A | 76 | 77 |

FIGURE 21-12: TYPICAL IDD VS. FREQUENCY (RC MODE @ 22 pF, 25°C)





FIGURE 21-13: MAXIMUM IDD VS. FREQUENCY (RC MODE @ 22 pF, -40°C TO 85°C)



Data based on matrix samples. See first page of this section for details.

PIC16C7X

Applicable Devices | 72 | 73 | 73A | 74 | 74A | 76 | 77

FIGURE 21-29: TYPICAL IDD VS. FREQUENCY
(HS MODE, 25°C)






FIGURE 21-30: MAXIMUM IDD VS.
FREQUENCY
(HS MODE, -40°C TO 85°C)



Data based on matrix samples. See first page of this section for details.

PIC16C7X

22.6 28-Lead Plastic Surface Mount (SSOP - 209 mil Body 5.30 mm) (SS)



| Package Group: Plastic SSOP | | | | | | |
|-----------------------------|-------------|--------|-----------|--------|-------|-----------|
| Symbol | Millimeters | | | Inches | | |
| | Min | Max | Notes | Min | Max | Notes |
| α | 0° | 8° | | 0° | 8° | |
| A | 1.730 | 1.990 | | 0.068 | 0.078 | |
| A1 | 0.050 | 0.210 | | 0.002 | 0.008 | |
| B | 0.250 | 0.380 | | 0.010 | 0.015 | |
| C | 0.130 | 0.220 | | 0.005 | 0.009 | |
| D | 10.070 | 10.330 | | 0.396 | 0.407 | |
| E | 5.200 | 5.380 | | 0.205 | 0.212 | |
| e | 0.650 | 0.650 | Reference | 0.026 | 0.026 | Reference |
| H | 7.650 | 7.900 | | 0.301 | 0.311 | |
| L | 0.550 | 0.950 | | 0.022 | 0.037 | |
| N | 28 | 28 | | 28 | 28 | |
| CP | - | 0.102 | | - | 0.004 | |

| | |
|---|--------------------|
| Registers | |
| FSR | |
| Summary | 29 |
| INDF | |
| Summary | 29 |
| Initialization Conditions | 136 |
| INTCON | |
| Summary | 29 |
| Maps | |
| PIC16C72 | 21 |
| PIC16C73 | 21 |
| PIC16C73A | 21 |
| PIC16C74 | 21 |
| PIC16C74A | 21 |
| PIC16C76 | 22 |
| PIC16C77 | 22 |
| OPTION | |
| Summary | 29 |
| PCL | |
| Summary | 29 |
| PCLATH | |
| Summary | 29 |
| PORTB | |
| Summary | 29 |
| Reset Conditions | 136 |
| SSPBUF | |
| Section | 80 |
| SSPCON | |
| Diagram | 79 |
| SSPSR | |
| Section | 80 |
| SSPSTAT | |
| Section | 83 |
| Diagram | 78 |
| Section | 78 |
| STATUS | |
| Summary | 29 |
| Summary | 25, 27 |
| TMR0 | |
| Summary | 29 |
| TRISB | |
| Summary | 29 |
| Reset | 129, 133 |
| Reset Conditions for Special Registers | 136 |
| RP0 bit | 20, 30 |
| RP1 bit | 30 |
| RX9 bit | 100 |
| RX9D bit | 100 |
| S | |
| S | 78, 83 |
| SCK | 80 |
| SCL | 94 |
| SDI | 80 |
| SDO | 80 |
| Serial Communication Interface (SCI) Module, See USART Services | |
| One-Time-Programmable (OTP) | 7 |
| Quick-Turnaround-Production (QTP) | 7 |
| Serialized Quick-Turnaround Production (SQTP) | 7 |
| Slave Mode | |
| SCL | 94 |
| SDA | 94 |
| SLEEP | 129, 133 |
| SMP | 83 |
| Software Simulator (MPSIM) | 165 |
| SPBRG | 29 |
| SPBRG Register | 26, 28 |
| Special Event Trigger | 125 |
| Special Features of the CPU | 129 |
| Special Function Registers | |
| PIC16C72 | 23 |
| PIC16C73 | 25, 27 |
| PIC16C73A | 25, 27 |
| PIC16C74 | 25, 27 |
| PIC16C74A | 25, 27 |
| PIC16C76 | 27 |
| PIC16C77 | 27 |
| Special Function Registers, Section | 23 |
| SPEN bit | 100 |
| SPI | |
| Block Diagram | 80, 85 |
| Master Mode | 86 |
| Master Mode Timing | 87 |
| Mode | 80 |
| Serial Clock | 85 |
| Serial Data In | 85 |
| Serial Data Out | 85 |
| Slave Mode Timing | 88 |
| Slave Mode Timing Diagram | 87 |
| Slave Select | 85 |
| SPI clock | 86 |
| SPI Mode | 85 |
| SSPCON | 84 |
| SSPSTAT | 83 |
| SPI Clock Edge Select bit, CKE | 83 |
| SPI Data Input Sample Phase Select bit, SMP | 83 |
| SPI Mode | 80 |
| SREN bit | 100 |
| SS | 80 |
| SSP | |
| Module Overview | 77 |
| Section | 77 |
| SSPBUF | 86 |
| SSPCON | 84 |
| SSPSR | 86 |
| SSPSTAT | 83 |
| SSP in I ² C Mode - See I ² C | |
| SSPADD | 93 |
| SSPADD Register | 24, 26, 28, 29 |
| SSPBUF | 29, 93 |
| SSPBUF Register | 25, 27 |
| SSPCON | 79, 84 |
| SSPCON Register | 25, 27 |
| SSPEN | 79, 84 |
| SSPIE bit | 33 |
| SSPIF bit | 35, 36 |
| SSPM3:SSPM0 | 79, 84 |
| SSPOV | 79, 84, 94 |
| SSPSTAT | 78, 93 |
| SSPSTAT Register | 24, 26, 28, 29, 83 |
| Stack | 40 |
| Overflows | 40 |
| Underflow | 40 |
| Start bit, S | 78, 83 |
| STATUS Register | 29, 30 |
| Stop bit, P | 78, 83 |
| Synchronous Serial Port (SSP) | |
| Block Diagram, SPI Mode | 80 |
| SPI Master/Slave Diagram | 81 |
| SPI Mode | 80 |
| Synchronous Serial Port Enable bit, SSPEN | 79, 84 |

| | | | |
|--|--------------------|--|------------------------|
| Synchronous Serial Port Mode Select bits, SSPM3:SSPM0 | 79, 84 | External Clock Timing | 173, 189, 207, 226 |
| Synchronous Serial Port Module | 77 | I ² C Bus Data | 180, 197, 215, 236 |
| Synchronous Serial Port Status Register | 83 | I ² C Bus Start/Stop bits | 179, 196, 214, 235 |
| T | | | |
| T0CS bit | 31 | I ² C Clock Synchronization | 92 |
| T1CKPS0 bit | 65 | I ² C Data Transfer Wait State | 90 |
| T1CKPS1 bit | 65 | I ² C Multi-Master Arbitration | 92 |
| T1CON | 29 | I ² C Reception (7-bit Address) | 95 |
| T1CON Register | 29, 65 | Parallel Slave Port | 194 |
| T1OSCEN bit | 65 | Power-up Timer | 175, 191, 209, 228 |
| T1SYNC bit | 65 | Reset | 175, 191, 209, 228 |
| T2CKPS0 bit | 70 | SPI Master Mode | 87 |
| T2CKPS1 bit | 70 | SPI Mode | 178, 195, 213 |
| T2CON Register | 29, 70 | SPI Mode, Master/Slave Mode, No SS Control | 82 |
| TAD | 121 | SPI Mode, Slave Mode With SS Control | 82 |
| Timer Modules, Overview | 57 | SPI Slave Mode (CKE = 1) | 88 |
| Timer0 | | SPI Slave Mode Timing (CKE = 0) | 87 |
| RTCC | 136 | Start-up Timer | 175, 191, 209, 228 |
| Timers | | Time-out Sequence | 139 |
| Timer0 | | Timer0 | 59, 176, 192, 210, 229 |
| Block Diagram | 59 | Timer0 Interrupt Timing | 60 |
| External Clock | 61 | Timer0 with External Clock | 61 |
| External Clock Timing | 61 | Timer1 | 176, 192, 210, 229 |
| Increment Delay | 61 | USART Asynchronous Master Transmission | 107 |
| Interrupt | 59 | USART Asynchronous Reception | 108 |
| Interrupt Timing | 60 | USART RX Pin Sampling | 104, 105 |
| Overview | 57 | USART Synchronous Receive | 198, 216, 237 |
| Prescaler | 62 | USART Synchronous Reception | 113 |
| Prescaler Block Diagram | 62 | USART Synchronous Transmission | 111, 198, 216, 237 |
| Section | 59 | Wake-up from Sleep via Interrupt | 146 |
| Switching Prescaler Assignment | 63 | Watchdog Timer | 175, 191, 209, 228 |
| Synchronization | 61 | TMR0 | 29 |
| T0CKI | 61 | TMR0 Register | 25, 27 |
| T0IF | 143 | TMR1CS bit | 65 |
| Timing | 59 | TMR1H | 29 |
| TMR0 Interrupt | 143 | TMR1H Register | 23, 25, 27 |
| Timer1 | | TMR1IE bit | 33 |
| Asynchronous Counter Mode | 67 | TMR1IF bit | 35, 36 |
| Block Diagram | 66 | TMR1L | 29 |
| Capacitor Selection | 67 | TMR1L Register | 23, 25, 27 |
| External Clock Input | 66 | TMR1ON bit | 65 |
| External Clock Input Timing | 67 | TMR2 | 29 |
| Operation in Timer Mode | 66 | TMR2 Register | 23, 25, 27 |
| Oscillator | 67 | TMR2IE bit | 33 |
| Overview | 57 | TMR2IF bit | 35, 36 |
| Prescaler | 66, 68 | TMR2ON bit | 70 |
| Resetting of Timer1 Registers | 68 | TO bit | 30 |
| Resetting Timer1 using a CCP Trigger Output .. | 68 | TOUTPS0 bit | 70 |
| Synchronized Counter Mode | 66 | TOUTPS1 bit | 70 |
| T1CON | 65 | TOUTPS2 bit | 70 |
| TMR1H | 67 | TOUTPS3 bit | 70 |
| TMR1L | 67 | TRISA | 29 |
| Timer2 | | TRISA Register | 24, 26, 28, 43 |
| Block Diagram | 69 | TRISB | 29 |
| Module | 69 | TRISB Register | 24, 26, 28, 45 |
| Overview | 57 | TRISC | 29 |
| Postscaler | 69 | TRISC Register | 24, 26, 28, 48 |
| Prescaler | 69 | TRISD | 29 |
| T2CON | 70 | TRISD Register | 26, 28, 50 |
| Timing Diagrams | | TRISE | 29 |
| A/D Conversion | 182, 200, 218, 239 | TRISE Register | 26, 28, 51 |
| Brown-out Reset | 134, 175, 209, 228 | Two's Complement | 9 |
| Capture/Compare/PWM | 177, 193, 211, 230 | TXIE bit | 34 |
| CLKOUT and I/O | 174, 190, 208, 227 | TXIF bit | 36 |
| | | TXREG | 29 |
| | | TXSTA | 29 |
| | | TXSTA Register | 99 |