



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	33
Program Memory Size	7KB (4K x 14)
Program Memory Type	OTP
EEPROM Size	
RAM Size	192 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 6V
Data Converters	A/D 5x8b
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc74a-04-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### 6.0 OVERVIEW OF TIMER MODULES

Applicable Devices

The PIC16C72, PIC16C73/73A, PIC16C74/74A, PIC16C76/77 each have three timer modules.

Each module can generate an interrupt to indicate that an event has occurred (i.e. timer overflow). Each of these modules is explained in full detail in the following sections. The timer modules are:

- Timer0 Module (Section 7.0)
- Timer1 Module (Section 8.0)
- Timer2 Module (Section 9.0)

#### 6.1 <u>Timer0 Overview</u> Applicable Devices 72|73|73A|74|74A|76|77

The Timer0 module is a simple 8-bit overflow counter. The clock source can be either the internal system clock (Fosc/4) or an external clock. When the clock source is an external clock, the Timer0 module can be selected to increment on either the rising or falling edge.

The Timer0 module also has a programmable prescaler option. This prescaler can be assigned to either the Timer0 module or the Watchdog Timer. Bit PSA (OPTION<3>) assigns the prescaler, and bits PS2:PS0 (OPTION<2:0>) determine the prescaler value. Timer0 can increment at the following rates: 1:1 (when prescaler assigned to Watchdog timer), 1:2, 1:4, 1:8, 1:16, 1:32, 1:64, 1:128, and 1:256 (Timer0 only).

Synchronization of the external clock occurs after the prescaler. When the prescaler is used, the external clock frequency may be higher then the device's frequency. The maximum frequency is 50 MHz, given the high and low time requirements of the clock.

#### 6.2 <u>Timer1 Overview</u> Applicable Devices 72 73 73 74 74 76 77

Timer1 is a 16-bit timer/counter. The clock source can be either the internal system clock (Fosc/4), an external clock, or an external crystal. Timer1 can operate as either a timer or a counter. When operating as a counter (external clock source), the counter can either operate synchronized to the device or asynchronously to the device. Asynchronous operation allows Timer1 to operate during sleep, which is useful for applications that require a real-time clock as well as the power savings of SLEEP mode.

Timer1 also has a prescaler option which allows Timer1 to increment at the following rates: 1:1, 1:2, 1:4, and 1:8. Timer1 can be used in conjunction with the Capture/Compare/PWM module. When used with a CCP module, Timer1 is the time-base for 16-bit Capture or the 16-bit Compare and must be synchronized to the device.

#### 6.3 <u>Timer2 Overview</u> Applicable Devices

				evic		_
72	73	73A	74	74A	76	77

Timer2 is an 8-bit timer with a programmable prescaler and postscaler, as well as an 8-bit period register (PR2). Timer2 can be used with the CCP1 module (in PWM mode) as well as the Baud Rate Generator for the Synchronous Serial Port (SSP). The prescaler option allows Timer2 to increment at the following rates: 1:1, 1:4, 1:16.

The postscaler allows the TMR2 register to match the period register (PR2) a programmable number of times before generating an interrupt. The postscaler can be programmed from 1:1 to 1:16 (inclusive).

#### 6.4 <u>CCP Overview</u>

 Applicable Devices

 72
 73
 73
 74
 74
 76
 77

The CCP module(s) can operate in one of these three modes: 16-bit capture, 16-bit compare, or up to 10-bit Pulse Width Modulation (PWM).

Capture mode captures the 16-bit value of TMR1 into the CCPRxH:CCPRxL register pair. The capture event can be programmed for either the falling edge, rising edge, fourth rising edge, or the sixteenth rising edge of the CCPx pin.

Compare mode compares the TMR1H:TMR1L register pair to the CCPRxH:CCPRxL register pair. When a match occurs an interrupt can be generated, and the output pin CCPx can be forced to given state (High or Low), TMR1 can be reset (CCP1), or TMR1 reset and start A/D conversion (CCP2). This depends on the control bits CCPxM3:CCPxM0.

PWM mode compares the TMR2 register to a 10-bit duty cycle register (CCPRxH:CCPRxL<5:4>) as well as to an 8-bit period register (PR2). When the TMR2 register = Duty Cycle register, the CCPx pin will be forced low. When TMR2 = PR2, TMR2 is cleared to 00h, an interrupt can be generated, and the CCPx pin (if an output) will be forced high.

#### 8.1 <u>Timer1 Operation in Timer Mode</u>

## Applicable Devices

Timer mode is selected by clearing the TMR1CS (T1CON<1>) bit. In this mode, the input clock to the timer is FOSC/4. The synchronize control bit T1SYNC (T1CON<2>) has no effect since the internal clock is always in sync.

#### 8.2 <u>Timer1 Operation in Synchronized</u> Counter Mode Applicable Devices 72 73 73A 74 74A 76 77

Counter mode is selected by setting bit TMR1CS. In this mode the timer increments on every rising edge of clock input on pin RC1/T1OSI/CCP2 when bit T1OSCEN is set or pin RC0/T1OSO/T1CKI when bit T1OSCEN is cleared.

If T1SYNC is cleared, then the external clock input is synchronized with internal phase clocks. The synchronization is done after the prescaler stage. The prescaler stage is an asynchronous ripple-counter.


In this configuration, during SLEEP mode, Timer1 will not increment even if the external clock is present, since the synchronization circuit is shut off. The prescaler however will continue to increment.

#### 8.2.1 EXTERNAL CLOCK INPUT TIMING FOR SYNCHRONIZED COUNTER MODE

When an external clock input is used for Timer1 in synchronized counter mode, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of TMR1 after synchronization.


When the prescaler is 1:1, the external clock input is the same as the prescaler output. The synchronization of T1CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T1CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the appropriate electrical specifications, parameters 45, 46, and 47.

When a prescaler other than 1:1 is used, the external clock input is divided by the asynchronous ripplecounter type prescaler so that the prescaler output is symmetrical. In order for the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for T1CKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on T1CKI high and low time is that they do not violate the minimum pulse width requirements of 10 ns). Refer to the appropriate electrical specifica-tions, parameters 40, 42, 45, 46, and 47.



#### FIGURE 8-2: TIMER1 BLOCK DIAGRAM

#### FIGURE 11-13: SPI MODE TIMING (SLAVE MODE WITH CKE = 1) (PIC16C76/77)



<b>TABLE 11-2:</b>	<b>REGISTERS ASSOCIATED WITH SPI OPERATION (F</b>	PIC16C76/77)	


Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value PC BC	,	all o	e on other sets
0Bh,8Bh. 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
87h	TRISC	PORTC Da	ta Directio	on Registe	er					1111	1111	1111	1111
13h	SSPBUF	Synchronou	us Serial F	Port Recei	ve Buff	er/Transm	it Registe	r		xxxx	xxxx	uuuu	uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	СКР	SSPM3	SSPM2	SSPM1	SSPM0	0000	0000	0000	0000
85h	TRISA	—	—	PORTA [	Data Di	rection Re	gister			11	1111	11	1111
94h	SSPSTAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	0000	0000	0000	0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the SSP in SPI mode. Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C76, always maintain these bits clear.


#### 12.1.1 SAMPLING

The data on the RC7/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin. If bit BRGH (TXSTA<2>) is clear (i.e., at the low baud rates), the sampling is done on the seventh, eighth and ninth falling edges of a x16 clock (Figure 12-3). If bit BRGH is set (i.e., at the high baud rates), the sampling is done on the 3 clock edges preceding the second rising edge after the first falling edge of a x4 clock (Figure 12-4 and Figure 12-5).


#### FIGURE 12-3: RX PIN SAMPLING SCHEME. BRGH = 0 (PIC16C73/73A/74/74A)



#### FIGURE 12-4: RX PIN SAMPLING SCHEME, BRGH = 1 (PIC16C73/73A/74/74A)







#### 12.3.2 USART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either enable bit SREN (RCSTA<5>) or enable bit CREN (RCSTA<4>). Data is sampled on the RC7/RX/DT pin on the falling edge of the clock. If enable bit SREN is set, then only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set then CREN takes precedence. After clocking the last bit, the received data in the Receive Shift Register (RSR) is transferred to the RCREG register (if it is empty). When the transfer is complete, interrupt flag bit RCIF (PIR1<5>) is set. The actual interrupt can be enabled/disabled by setting/clearing enable bit RCIE (PIE1<5>). Flag bit RCIF is a read only bit which is reset by the hardware. In this case it is reset when the RCREG register has been read and is empty. The RCREG is a double buffered register, i.e. it is a two deep FIFO. It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting into the RSR register. On the clocking of the last bit of the third byte, if the RCREG register is still full then overrun error bit OERR (RCSTA<1>) is set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Bit OERR has to be cleared in software (by clearing bit CREN). If bit OERR is set, transfers from the RSR to the RCREG are inhibited, so it is essential to clear bit OERR if it is set. The 9th receive bit is buffered the same way as the receive data. Reading the RCREG register, will load bit RX9D with a new value, therefore it is essential for the user to read the RCSTA register before reading RCREG in order not to lose the old RX9D information.

Steps to follow when setting up a Synchronous Master Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate. (Section 12.1)
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.
- 3. Ensure bits CREN and SREN are clear.
- 4. If interrupts are desired, then set enable bit RCIE.
- 5. If 9-bit reception is desired, then set bit RX9.
- 6. If a single reception is required, set bit SREN. For continuous reception set bit CREN.
- Interrupt flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- 8. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREG register.
- 10. If any error occurred, clear the error by clearing bit CREN.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
1Ah	RCREG	USART Re	eceive Re	egister					•	0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Generat	or Regis	ter					0000 0000	0000 0000

#### TABLE 12-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Synchronous Master Reception.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C73/73A/76, always maintain these bits clear.

#### 12.4 USART Synchronous Slave Mode

# Applicable Devices 72 73 73A 74 74A 76 77

Synchronous slave mode differs from the Master mode in the fact that the shift clock is supplied externally at the RC6/TX/CK pin (instead of being supplied internally in master mode). This allows the device to transfer or receive data while in SLEEP mode. Slave mode is entered by clearing bit CSRC (TXSTA<7>).

#### 12.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the synchronous master and slave modes are identical except in the case of the SLEEP mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit TXIF will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will now be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from SLEEP and if the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

Steps to follow when setting up a Synchronous Slave Transmission:

- 1. Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set bit TX9.
- 5. Enable the transmission by setting enable bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.

#### 12.4.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the synchronous master and slave modes is identical except in the case of the SLEEP mode. Also, bit SREN is a don't care in slave mode.

If receive is enabled, by setting bit CREN, prior to the SLEEP instruction, then a word may be received during SLEEP. On completely receiving the word, the RSR register will transfer the data to the RCREG register and if enable bit RCIE bit is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

Steps to follow when setting up a Synchronous Slave Reception:

- 1. Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. If interrupts are desired, then set enable bit RCIE.
- 3. If 9-bit reception is desired, then set bit RX9.
- 4. To enable reception, set enable bit CREN.
- 5. Flag bit RCIF will be set when reception is complete and an interrupt will be generated, if enable bit RCIE was set.
- 6. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG register.
- 8. If any error occurred, clear the error by clearing bit CREN.

#### 13.8 Use of the CCP Trigger Applicable Devices 72 73 73A 74 74A 76 77

**Note:** In the PIC16C72, the "special event trigger" is implemented in the CCP1 module.

An A/D conversion can be started by the "special event trigger" of the CCP2 module (CCP1 on the PIC16C72 only). This requires that the CCP2M3:CCP2M0 bits (CCP2CON<3:0>) be programmed as 1011 and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D conversion, and the Timer1 counter will be reset to zero. Timer1 is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving the ADRES to the desired location). The appropriate analog input channel must be selected and the minimum acquisition done before the "special event trigger" sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), then the "special event trigger" will be ignored by the A/D module, but will still reset the Timer1 counter.

# 13.9 Connection Considerations Applicable Devices 72/73/73A/74/74A/76/77


If the input voltage exceeds the rail values (VSS or VDD) by greater than 0.2V, then the accuracy of the conversion is out of specification.

An external RC filter is sometimes added for anti-aliasing of the input signal. The R component should be selected to ensure that the total source impedance is kept under the 10 k $\Omega$  recommended specification. Any external components connected (via hi-impedance) to an analog input pin (capacitor, zener diode, etc.) should have very little leakage current at the pin.

#### 13.10 Transfer Function Applicable Devices 72 73 73 74 74 76 77

The ideal transfer function of the A/D converter is as follows: the first transition occurs when the analog input voltage (VAIN) is Analog VREF/256 (Figure 13-5).

#### FIGURE 13-5: A/D TRANSFER FUNCTION



#### 13.11 References

A very good reference for understanding A/D converters is the "Analog-Digital Conversion Handbook" third edition, published by Prentice Hall (ISBN 0-13-03-2848-0).






TABLE 13-2: REGISTERS/BITS ASSOCIATED WITH A/D, PIC16C72

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh,8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	—	ADIF	-	—	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0000	-0 0000
8Ch	PIE1	—	ADIE	-	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	-0 0000
1Eh	ADRES	A/D Res	sult Regist	ter						xxxx xxxx	uuuu uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	—	ADON	0000 00-0	0000 00-0
9Fh	ADCON1	—	—	_	_	_	PCFG2	PCFG1	PCFG0	000	000
05h	PORTA	_	_	RA5	RA4	RA3	RA2	RA1	RA0	0x 0000	0u 0000
85h	TRISA	_		PORTA	Data D	irection F	Register			11 1111	11 1111

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used for A/D conversion.

#### FIGURE 14-2: CONFIGURATION WORD FOR PIC16C72/73A/74A/76/77

	P0 CP1	CP0	CP1	CP0	_	BODEN	CP1	CP0	PWRTE	WDTE	FOSC1		Register: Address	CONFIG 2007h
bit13												bit0	Address	200711
bit 13-8	CP1:CP0				; (2)									
5-4:	11 = Cod	•												
	10 = Upp													
	01 = Upp 00 = All m					/ code pr	otected	1						
bit 7:	Unimpler	,												
bit 6:	BODEN:				hle hit	(1)								
511 0.	1 = BOR (													
	0 = BOR (	disable	d											
bit 3:	PWRTE:	Power-u	up Time	er Enab	le bit (	1)								
	1 = PWR1													
	0 = PWRT	enabl	ed											
bit 2:	WDTE: W			Enabl	e bit									
	1 = WDT		-											
	0 = WDT		-											
bit 1-0:	FOSC1:F			tor Sele	ection	bits								
	11 = RC ( 10 = HS (													
	10 = HSC 01 = XTC													
	01 = 100													
Note 1:	-					•				,	-	ess of the	value of bit F	PWRTE.
~	Ensure th					,								
2:	All of the	CP1:CF	20 pairs	s have t	to be g	jiven the	same \	alue to	o enable	the coo	de prote	ction sch	eme listed.	

#### 14.4.5 TIME-OUT SEQUENCE

On power-up the time-out sequence is as follows: First PWRT time-out is invoked after the POR time delay has expired. Then OST is activated. The total time-out will vary based on oscillator configuration and the status of the PWRT. For example, in RC mode with the PWRT disabled, there will be no time-out at all. Figure 14-10, Figure 14-11, and Figure 14-12 depict time-out sequences on power-up.

Since the time-outs occur from the POR pulse, if  $\overline{\text{MCLR}}$  is kept low long enough, the time-outs will expire. Then bringing  $\overline{\text{MCLR}}$  high will begin execution immediately (Figure 14-11). This is useful for testing purposes or to synchronize more than one PIC16CXX device operating in parallel.

Table 14-7 shows the reset conditions for some special function registers, while Table 14-8 shows the reset conditions for all the registers.

#### 14.4.6 POWER CONTROL/STATUS REGISTER (PCON)

Applicable Devices											
72	73	73A	74	74A	76	77					

The Power Control/Status Register, PCON has up to two bits, depending upon the device. Bit0 is not implemented on the PIC16C73 or PIC16C74.

Bit0 is Brown-out Reset Status bit, BOR. Bit BOR is unknown on a Power-on Reset. It must then be set by the user and checked on subsequent resets to see if bit BOR cleared, indicating a BOR occurred. The BOR bit is a "Don't Care" bit and is not necessarily predictable if the Brown-out Reset circuitry is disabled (by clearing bit BODEN in the Configuration Word).

Bit1 is POR (Power-on Reset Status bit). It is cleared on a Power-on Reset and unaffected otherwise. The user must set this bit following a Power-on Reset.

#### TABLE 14-3: TIME-OUT IN VARIOUS SITUATIONS, PIC16C73/74

Oscillator Configuration	Power-up		Wake-up from SLEEP
	PWRTE = 1	PWRTE = 0	
XT, HS, LP	72 ms + 1024Tosc	1024Tosc	1024 Tosc
RC	72 ms	_	

#### TABLE 14-4: TIME-OUT IN VARIOUS SITUATIONS, PIC16C72/73A/74A/76/77

Oscillator Configuration	Power-up		Brown-out	Wake-up from SLEEP	
	PWRTE = 0	PWRTE = 1	Brown-out		
XT, HS, LP	72 ms + 1024Tosc	1024Tosc	72 ms + 1024Tosc	1024Tosc	
RC	72 ms		72 ms	_	

#### TABLE 14-5: STATUS BITS AND THEIR SIGNIFICANCE, PIC16C73/74

POR	TO	PD	
0	1	1	Power-on Reset
0	0	х	Illegal, TO is set on POR
0	x	0	Illegal, PD is set on POR
1	0	1	WDT Reset
1	0	0	WDT Wake-up
1	u	u	MCLR Reset during normal operation
1	1	0	MCLR Reset during SLEEP or interrupt wake-up from SLEEP

Legend: u = unchanged, x = unknown

# PIC16C7X

XORLW	Exclusiv	ve OR Li	iteral wit	th W
Syntax:	[label]	XORL	V k	
Operands:	$0 \le k \le 2$	55		
Operation:	(W) .XO	$R.k \rightarrow (N)$	N)	
Status Affected:	Z			
Encoding:	11	1010	kkkk	kkkk
Description:	XOR'ed v	ents of the vith the ei t is placed	ght bit lite	ral 'k'.
Words:	1			
Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode	Read literal 'k'	Process data	Write to W
Example:	XORLW	0xAF		
	Before II	nstructio	n	
		W =	0xB5	
	After Ins	truction		
		W =	0x1A	

XORWF	Exclusiv	e OR W	with f	
Syntax:	[label]	XORWF	f,d	
Operands:	$0 \le f \le 12$ $d \in [0,1]$	7		
Operation:	(W) .XOF	$R.\left(f\right)\to(o$	destinatio	on)
Status Affected:	Z			
Encoding:	00	0110	dfff	ffff
Description:	Exclusive register wi result is st 1 the resu	th registe ored in the	r 'f'. If 'd' is e W registe	0 the er. If 'd' is
Words:	1			
Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process data	Write to destination
Example	XORWF		1	
	Before In	struction		
		REG W	= 0x = 0x	AF B5
	After Inst	ruction		
		REG W	= 0x = 0x	1A B5


#### Applicable Devices 72 73 73A 74 74A 76 77

#### 18.4 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created following one of the following formats:

1. TppS2p	pS	3. Tcc:st	(I <sup>2</sup> C specifications only)	
2. TppS		4. Ts	(I <sup>2</sup> C specifications only)	
Т				
F	Frequency	Т	Time	
Lowerca	se letters (pp) and their meanings:			
рр				
сс	CCP1	osc	OSC1	
ck	CLKOUT	rd	RD	
CS	CS	rw	RD or WR	
di	SDI	SC	SCK	
do	SDO	SS	SS	
dt	Data in	tO	ТОСКІ	
io	I/O port	t1	T1CKI	
mc	MCLR	wr	WR	
	se letters and their meanings:			
S				
F	Fall	P	Period	
H	High	R	Rise	
	Invalid (Hi-impedance)	V	Valid	
L	Low	Z	Hi-impedance	
I <sup>2</sup> C only				
AA	output access	High	High	
BUF	Bus free	Low	Low	
Tcc:st (	I <sup>2</sup> C specifications only)			
CC				
HD	Hold	SU	Setup	
ST				
DAT	DATA input hold	STO	STOP condition	
STA	START condition			
FIGURE 1	8-1: LOAD CONDITIONS			
	Load condition 1	Loa	d condition 2	
VDD/2 RL				
	Pin CL Vss	Pin		
	$RL = 464\Omega$		Vss	
		, but including	PORTD and PORTE outputs as	
	15 pF for OSC2 output			
	Note: PORTD and PORTE are not imple	emented on th	e PIC16C73.	

Applicable Devices 72 73 73A 74 74A 76 77



# FIGURE 18-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

## TABLE 18-4:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP<br/>TIMER REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	100	—	—	ns	VDD = 5V, -40°C to +85°C
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5V, -40°C to +85°C
32	Tost	Oscillation Start-up Timer Period	_	1024Tosc	—	_	Tosc = OSC1 period
33*	Tpwrt	Power up Timer Period	28	72	132	ms	VDD = 5V, -40°C to +85°C
34	Tıoz	I/O Hi-impedance from MCLR Low or Watchdog Timer Reset	—	_	100	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

19.3	PIC16 PIC16	6C73A/ 6C73A/ 6C73A/	74A-04 74A-10	) (Co (Co	ommerci ommerci	ial, Inc ial, Inc	dustrial, Extended) dustrial, Extended) dustrial, Extended) dustrial)
			<b>rd Opera</b> ng tempe	-		)°C Ì ≤	Iless otherwise stated) ≤ TA ≤ +125°C for extended, ≤ TA ≤ +85°C for industrial and
		Operati Section		e Vd	0°C D range a		≤ TA ≤ +70°C for commercial ribed in DC spec Section 19.1 and
Param No.	Characteristic	Sym	Min	Тур †	Max	Units	Conditions
	Input Low Voltage	VIL					
D030 D030A	with TTL buffer		Vss Vss	-	0.15Vdd 0.8V		For entire VDD range $4.5V \le VDD \le 5.5V$
D031 D032	with Schmitt Trigger buffer MCLR, OSC1 (in RC mode)		Vss Vss	-	0.2VDD 0.2VDD	V V	Neder
D033	OSC1 (in XT, HS and LP) Input High Voltage	Ин	Vss	-	0.3Vdd	V	Note1
D040 D040A	I/O ports with TTL buffer	VIH	2.0 0.25VDD + 0.8V	-	Vdd Vdd	V V	$4.5V \le VDD \le 5.5V$ For entire VDD range
D041 D042	with Schmitt Trigger buffer		0.8Vdd 0.8Vdd	-	Vdd Vdd	V V	For entire VDD range
D042A D043	OSC1 (XT, HS and LP) OSC1 (in RC mode)		0.7VDD 0.9VDD	-	VDD VDD	V V	Note1
D070	PORTB weak pull-up current Input Leakage Current	IPURB	50	250	400	μA	VDD = 5V, VPIN = VSS
D060	(Notes 2, 3) I/O ports	lı∟	-	-	±1	μA	Vss $\leq$ VPIN $\leq$ VDD, Pin at hi-impedance
D061 D063	MCLR, RA4/T0CKI OSC1		-	-	±5 ±5	μΑ μΑ	Vss $\leq$ VPIN $\leq$ VDD Vss $\leq$ VPIN $\leq$ VDD, XT, HS and LP osc configuration
D080	Output Low Voltage I/O ports	Vol	-	-	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C
D080A			-	-	0.6	V	IOL = 7.0  mA,  VDD = 4.5 V, -40°C to +125°C
D083	OSC2/CLKOUT (RC osc config)		-	-	0.6	V	lOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C
D083A	These parameters are characteriz		-	-	0.6	V	IOL = 1.2 mA, VDD = 4.5V, -40°C to +125°C

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C7X be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.


3: Negative current is defined as current sourced by the pin.

#### Applicable Devices 72 73 73A 74 74A 76 77

# FIGURE 20-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING



#### FIGURE 20-5: BROWN-OUT RESET TIMING



## TABLE 20-4:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER,<br/>AND BROWN-OUT RESET REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2	_	—	μs	VDD = 5V, -40°C to +125°C
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5V, -40°C to +125°C
32	Tost	Oscillation Start-up Timer Period	_	1024Tosc	—	—	Tosc = OSC1 period
33*	Tpwrt	Power up Timer Period	28	72	132	ms	VDD = 5V, -40°C to +125°C
34	Tıoz	I/O Hi-impedance from MCLR Low or Watchdog Timer Reset	—	_	2.1	μs	
35	TBOR	Brown-out Reset pulse width	100	—	—	μs	$VDD \le BVDD (D005)$

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### Applicable Devices 72 73 73A 74 74A 76 77


#### TABLE 20-8: SPI MODE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
70*	TssL2scH, TssL2scL	$\overline{SS}\downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ input	Тсү	—	—	ns	
71*	TscH	SCK input high time (slave mode)	Tcy + 20	_	—	ns	
72*	TscL	SCK input low time (slave mode)	Tcy + 20	_	—	ns	
73*	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge	100	—	—	ns	
74*	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge	100	—	—	ns	
75*	TdoR	SDO data output rise time	—	10	25	ns	
76*	TdoF	SDO data output fall time	—	10	25	ns	
77*	TssH2doZ	SS↑ to SDO output hi-impedance	10	—	50	ns	
78*	TscR	SCK output rise time (master mode)	—	10	25	ns	
79*	TscF	SCK output fall time (master mode)	—	10	25	ns	
80*	TscH2doV, TscL2doV	SDO data output valid after SCK edge	—	—	50	ns	
81*	TdoV2scH, TdoV2scL	SDO data output setup to SCK edge	Тсү	—	—	ns	
82*	TssL2doV	SDO data output valid after $\overline{SS}\downarrow$ edge	—	—	50	ns	
83*	TscH2ssH, TscL2ssH	SS ↑ after SCK edge	1.5Tcy + 40	—	_	ns	

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### 22.0 PACKAGING INFORMATION



#### 22.1 28-Lead Ceramic Side Brazed Dual In-Line with Window (300 mil)(JW)

Package Group: Ceramic Side Brazed Dual In-Line (CER)						
Cumhal		Millimeters		Inches		
Symbol	Min	Мах	Notes	Min	Max	Notes
α	<b>0</b> °	10°		0°	10°	
А	3.937	5.030		0.155	0.198	
A1	1.016	1.524		0.040	0.060	
A2	2.921	3.506		0.115	0.138	
A3	1.930	2.388		0.076	0.094	
В	0.406	0.508		0.016	0.020	
B1	1.219	1.321	Typical	0.048	0.052	
С	0.228	0.305	Typical	0.009	0.012	
D	35.204	35.916		1.386	1.414	
D1	32.893	33.147	Reference	1.295	1.305	
E	7.620	8.128		0.300	0.320	
E1	7.366	7.620		0.290	0.300	
e1	2.413	2.667	Typical	0.095	0.105	
eA	7.366	7.874	Reference	0.290	0.310	
eB	7.594	8.179		0.299	0.322	
L	3.302	4.064		0.130	0.160	
Ν	28	28		28	28	
S	1.143	1.397		0.045	0.055	
S1	0.533	0.737		0.021	0.029	

#### E.8 PIC16C8X Family of Devices

		PIC16F83	PIC16CR83	PIC16F84	PIC16CR84
Clock	Maximum Frequency of Operation (MHz)	10	10	10	10
	Flash Program Memory	512	—	1K	—
	EEPROM Program Memory	—	—	—	—
Memory	ROM Program Memory	—	512	—	1K
	Data Memory (bytes)	36	36	68	68
	Data EEPROM (bytes)	64	64	64	64
Peripher- als	Timer Module(s)	TMR0	TMR0	TMR0	TMR0
	Interrupt Sources	4	4	4	4
	I/O Pins	13	13	13	13
Features	Voltage Range (Volts)	2.0-6.0	2.0-6.0	2.0-6.0	2.0-6.0
	Packages	18-pin DIP, SOIC	18-pin DIP, SOIC	18-pin DIP, SOIC	18-pin DIP, SOIC

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC16C8X Family devices use serial programming with clock pin RB6 and data pin RB7.

#### E.9 PIC16C9XX Family Of Devices

		PIC16C923	PIC16C924
Clock	Maximum Frequency of Operation (MHz)	8	8
Moreowy	EPROM Program Memory	4K	4K
Memory	Data Memory (bytes)	176	176
	Timer Module(s)	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2
	Capture/Compare/PWM Module(s)	1	1
Peripherals	Serial Port(s) (SPI/I <sup>2</sup> C, USART)	SPI/I <sup>2</sup> C	SPI/I <sup>2</sup> C
	Parallel Slave Port	_	—
	A/D Converter (8-bit) Channels	—	5
	LCD Module	4 Com, 32 Seg	4 Com, 32 Seg
	Interrupt Sources	8	9
	I/O Pins	25	25
	Input Pins	27	27
	Voltage Range (Volts)	3.0-6.0	3.0-6.0
Features	In-Circuit Serial Programming	Yes	Yes
	Brown-out Reset	_	—
	Packages	64-pin SDIP <sup>(1)</sup> , TQFP; 68-pin PLCC, Die	64-pin SDIP <sup>(1)</sup> , TQFP; 68-pin PLCC, Die

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC16C9XX Family devices use serial programming with clock pin RB6 and data pin RB7.

#### **PIN COMPATIBILITY**

Devices that have the same package type and VDD, VSS and MCLR pin locations are said to be pin compatible. This allows these different devices to operate in the same socket. Compatible devices may only requires minor software modification to allow proper operation in the application socket (ex., PIC16C56 and PIC16C61 devices). Not all devices in the same package size are pin compatible; for example, the PIC16C62 is compatible with the PIC16C63, but not the PIC16C55.

Pin compatibility does not mean that the devices offer the same features. As an example, the PIC16C54 is pin compatible with the PIC16C71, but does not have an A/D converter, weak pull-ups on PORTB, or interrupts.

TABLE E-1:	PIN COMPATIBLE DEVICES
------------	------------------------

Pin Compatible Devices	Package
PIC12C508, PIC12C509, PIC12C671, PIC12C672	8-pin
PIC16C154, PIC16CR154, PIC16C156, PIC16CR156, PIC16C158, PIC16CR158, PIC16C52, PIC16C54, PIC16C54A, PIC16C54A, PIC16C56, PIC16C58A, PIC16CR58A, PIC16C61, PIC16C554, PIC16C556, PIC16C558 PIC16C620, PIC16C621, PIC16C622 PIC16C641, PIC16C642, PIC16C661, PIC16C662 PIC16C710, PIC16C71, PIC16C711, PIC16C715 PIC16F83, PIC16CR83, PIC16F84A, PIC16CR84	18-pin, 20-pin
PIC16C55, PIC16C57, PIC16CR57B	28-pin
PIC16CR62, PIC16C62A, PIC16C63, PIC16CR63, PIC16C66, PIC16C72, PIC16C73A, PIC16C76	28-pin
PIC16CR64, PIC16C64A, PIC16C65A, PIC16CR65, PIC16C67, PIC16C74A, PIC16C77	40-pin
PIC17CR42, PIC17C42A, PIC17C43, PIC17CR43, PIC17C44	40-pin
PIC16C923, PIC16C924	64/68-pin
PIC17C756, PIC17C752	64/68-pin

# PIC16C7X

Table 18-2:	external Clock Timing
	Requirements
Table 18-3:	CLKOUT and I/O Timing Requirements190
Table 18-4:	Reset, Watchdog Timer, Oscillator
	Start-up Timer and Power-up Timer
	Requirements 191
Table 18-5:	Timer0 and Timer1 External Clock
	Requirements
Table 18-6:	Capture/Compare/PWM
	Requirements (CCP1 and CCP2)
Table 18-7:	Parallel Slave Port Requirements
	(PIC16C74) 194
Table 18-8:	SPI Mode Requirements 195
Table 18-9:	I <sup>2</sup> C Bus Start/Stop Bits
	Requirements196
Table 18-10:	I <sup>2</sup> C Bus Data Requirements197
Table 18-11:	USART Synchronous Transmission
	Requirements198
Table 18-12:	usart Synchronous Receive
	Requirements
Table 18-13:	A/D Converter Characteristics:
	PIC16C73/74-04
	(Commercial, Industrial)
	PIC16C73/74-10
	(Commercial, Industrial)
	PIC16C73/74-20
	(Commercial, Industrial)
	PIC16LC73/74-04
Table 18-14:	(Commercial, Industrial)199 A/D Conversion Requirements
Table 19-14.	Cross Reference of Device Specs
	for Oscillator Configurations and
	Frequencies of Operation
	(Commercial Devices)
Table 19-2:	External Clock Timing
10010 10 2.	Requirements
Table 19-3:	CLKOUT and I/O Timing
	Requirements208
Table 19-4:	Reset, Watchdog Timer, Oscillator
	Start-up Timer, Power-up Timer,
	and brown-out reset Requirements
Table 19-5:	Timer0 and Timer1 External Clock
	Requirements210
Table 19-6:	Capture/Compare/PWM
	Requirements (CCP1 and CCP2)
Table 19-7:	Parallel Slave Port Requirements
	(PIC16C74A)212
Table 19-8:	SPI Mode Requirements
Table 19-9:	I <sup>2</sup> C Bus Start/Stop Bits Requirements 214
Table 19-10:	I <sup>2</sup> C Bus Data Requirements215
Table 19-11:	USART Synchronous Transmission
	Requirements216
Table 19-12:	USART Synchronous Receive
	Requirements
Table 19-13:	A/D Converter Characteristics:
	PIC16C73A/74A-04
	(Commercial, Industrial, Extended)
	PIC16C73A/74A-10
	(Commercial, Industrial, Extended) PIC16C73A/74A-20
	(Commercial, Industrial, Extended)
	PIC16LC73A/74A-04
	(Commercial, Industrial)
Table 19-14:	A/D Conversion Requirements
	210

Table 20-1:	Cross Reference of Device Specs for Oscillator Configurations and Frequencies of Operation
<b>T</b>       00 0	(Commercial Devices) 220
Table 20-2:	External Clock Timing Requirements
Table 20-3:	CLKOUT and I/O Timing
	Requirements
Table 20-4:	Reset, Watchdog Timer,
	Oscillator Start-up Timer, Power-up Timer, and brown-out reset
	Requirements
Table 20-5:	Timer0 and Timer1 External Clock
	Requirements 229
Table 20-6:	Capture/Compare/PWM
	Requirements (CCP1 and CCP2)
Table 20-7:	Parallel Slave Port Requirements
	(PIC16C77)
Table 20-8:	SPI Mode requirements 234
Table 20-9:	I <sup>2</sup> C Bus Start/Stop Bits Requirements 235
Table 20-10:	I <sup>2</sup> C Bus Data Requirements
Table 20-11:	USART Synchronous Transmission
<b>T</b> 11 00 40	Requirements
Table 20-12:	USART Synchronous Receive
T-1-1-00.40	Requirements
Table 20-13:	A/D Converter Characteristics:
	(Commercial, Industrial, Extended)
	PIC16C76/77-10
	(Commercial, Industrial, Extended)
	PIC16C76/77-20
	(Commercial, Industrial, Extended)
	PIC16LC76/77-04
	(Commercial, Industrial) 238
Table 20-14:	A/D Conversion Requirements 239
Table 21-1:	RC Oscillator Frequencies 247
Table 21-2:	Capacitor Selection for Crystal
	Oscillators
Table E-1:	Pin Compatible Devices