



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	24MHz
Connectivity	SCI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	22
Program Memory Size	14KB (8K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	4.35V ~ 5.25V
Data Converters	A/D 5x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c745-i-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.1 Clocking Scheme/Instruction Cycle

The clock input feeds either an on-chip PLL, or directly drives (FINT). The clock output from either the PLL or direct drive (FINT) is internally divided by four to generate four non-overlapping quadrature clocks namely, Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2.

3.2 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle, while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 3-1).

A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register" (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).



FIGURE 3-2: CLOCK/INSTRUCTION CYCLE

EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW

		TCY0	Tcy1	Tcy2	TCY3	TCY4	Tcy5
1. MOVLW	55h	Fetch 1	Execute 1				
2. MOVWF	PORTB		Fetch 2	Execute 2			
3. CALL	SUB_1			Fetch 3	Execute 3		
4. BSF	PORTA, BIT3 (2	Forced NOP)			Fetch 4	Flush	
5. Instr	ruction @ address SUB_1 Fetch SUB_1 Execute SUB_1						
Note:	Note: All instructions are single cycle, except for any program branches. These take two cycles, since the fetch instruction is "flushed" from the pipeline, while the new instruction is being fetched and then executed.						

4.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and Peripheral Modules for controlling the desired operation of the device. These registers are implemented as static RAM. The Special Function Registers can be classified into two sets (core and peripheral). Those registers associated with the "core" functions are described in this section, and those related to the operation of the peripheral features are described in the section of that peripheral feature.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets (2)	
Bank 0												
00h	INDF ⁽³⁾	Addressing	this location	uses content	ts of FSR to a	ddress data me	mory (not a phy	sical register)	0000 0000	0000 0000	
01h	TMR0	Timer0 mod	dule's registe	r						xxxx xxxx	uuuu uuuu	
02h	PCL ⁽³⁾	Program Co	ogram Counter's (PC) Least Significant Byte								0000 0000	
03h	STATUS ⁽³⁾	IRP ⁽²⁾	RP1 ⁽²⁾	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu	
04h	FSR ⁽³⁾	Indirect dat	a memory ac	dress pointe	r					xxxx xxxx	uuuu uuuu	
05h	PORTA	_	_	PORTA Data	a Latch when	written: PORTA	pins when read			0x 0000	0u 0000	
06h	PORTB	PORTB Da	ta Latch whe	n written: PO	RTB pins whe	n read				xxxx xxxx	uuuu uuuu	
07h	PORTC	RC7	RC6	—	—	—	RC2	RC1	RC0	xxxxx	uuuuu	
08h	PORTD ⁽⁴⁾	PORTD Da	ta Latch whe	n written: PO	RTD pins whe	en read				xxxx xxxx	uuuu uuuu	
09h	PORTE ⁽⁴⁾	_	—	—	—	—	RE2	RE1	RE0	xxx	uuu	
0Ah	PCLATH ^(1,3)	_	—	—	Write Buffer f	for the upper 5 t	oits of the Progr	am Counter		0 0000	0 0000	
0Bh	INTCON ⁽³⁾	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u	
0Ch	PIR1	PSPIF ⁽⁴⁾	ADIF	RCIF	TXIF	USBIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000	
0Dh	PIR2	_	_	_	-	_	_	—	CCP2IF	0	0	
0Eh	TMR1L	Holding reg	jister for the I	east Signific	ant Byte of the	e 16-bit TMR1 re	egister			xxxx xxxx	uuuu uuuu	
0Fh	TMR1H	Holding reg	jister for the I	Most Significa	ant Byte of the	16-bit TMR1 re	gister			xxxx xxxx	uuuu uuuu	
10h	T1CON	_	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu	
11h	TMR2	Timer2 mod	dule's registe	r						0000 0000	0000 0000	
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000	
13h	_	Unimpleme	ented							_	_	
14h	_	Unimpleme	ented							_	_	
15h	CCPR1L	Capture/Co	mpare/PWM	Register1 (L	SB)					xxxx xxxx	uuuu uuuu	
16h	CCPR1H	Capture/Co	mpare/PWM	Register1 (M	1SB)					xxxx xxxx	uuuu uuuu	
17h	CCP1CON	_	—	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000	
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x	
19h	TXREG	USART Tra	nsmit Data F	legister						0000 0000	0000 0000	
1Ah	RCREG	USART Re	ceive Data R	egister						0000 0000	0000 0000	
1Bh	CCPR2L	Capture/Co	mpare/PWM	Register2 (L	SB)					xxxx xxxx	uuuu uuuu	
1Ch	CCPR2H	Capture/Co	mpare/PWM	Register2 (N	ISB)					xxxx xxxx	uuuu uuuu	
1Dh	CCP2CON	—	—	DC2B1	DC2B1	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000	
1Eh	ADRES	A/D Result	Register	•	•			•	•	xxxx xxxx	uuuu uuuu	
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	—	ADON	0000 00-0	0000 00-0	

TABLE 4-1:SPECIAL FUNCTION REGISTER SUMMARY

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0'. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

2: Other (non power-up) RESETS include external RESET through MCLR and Watchdog Timer Reset.

3: These registers can be addressed from any bank.

4: The Parallel Slave Port (PORTD and PORTE) is not implemented on the PIC16C745, always maintain these bits clear.

4.2.2.1 STATUS REGISTER

The STATUS register, shown in Register 4-1, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as $000u \ u1uu$ (where u = unchanged).

It is recommended that only BCF, BSF, SWAPF and MOVWF instructions be used to alter the STATUS register. These instructions do not affect the Z, C or DC bits in the STATUS register. For other instructions which do not affect status bits, see the "Instruction Set Summary."

Note 1: The C and DC bits operate as borrow and digit borrow bits, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

REGISTER 4-1: STATUS REGISTER (STATUS: 03h, 83h, 103h, 183h)

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x	
IRP	RP1	RP0	TO	PD	Z	DC	C ⁽¹⁾	R = Readable bit
bit7 bit 7:	IRP: Regi	ster Bank 2, 3 (100h	Select bit - 1FFh)	(used for ir	ndirect addr	essing)	bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
				/			,	
bit 6-5:	RP<1:0>: 00 = Bank 01 = Bank 10 = Bank 11 = Bank	Register I < 0 (00h - 7 < 1 (80h - 1 < 2 (100h - < 3 (180h -	Bank Sele 7Fh) FFh) 17Fh) 1FFh)	ct bits (use	d for direct	addressinę	g)	
bit 4:	TO: Time- 1 = After p 0 = A WD	out bit oower-up, T time-out	CLRWDT ir	struction,	or SLEEP in	struction		
bit 3:	PD : Powe 1 = After p 0 = By exe	r-down bit bower-up c ecution of	or by the C the SLEEF	LRWDT ins	truction n			
bit 2:	Z: Zero bi 1 = The re 0 = The re	t esult of an esult of an	arithmetic arithmetic	or logic or or logic or	peration is z peration is r	ero lot zero		
bit 1:	DC: Digit 1 = A carr 0 = No ca	carry/borro y-out from rry-out fro	ow bit (ADI the 4th lo m the 4th	OWF, ADDLI w order bit low order b	w, SUBLW, S t of the resu bit of the res	UBWF instr It occurred ult	ructions) ⁽¹⁾ I	
bit 0:	C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) ⁽¹⁾ 1 = A carry-out from the most significant bit of the result occurred 0 = No carry-out from the most significant bit of the result occurred							
Note 1:	For borrow ond opera source reg	v the polar nd. For ro gister.	rity is reve tate (RRF, 1	rsed. A sul RLF) instru	otraction is o octions, this	executed b bit is loade	y adding th ed with eithe	e two's complement of the sec- er the high or low order bit of the

TABLE 5-1: PORTA FUNCTIONS

Name	Function	Input Type	Output Type	Description
	RA0	ST	CMOS	Bi-directional I/O
RA0/AN0	AN0	AN	—	A/D Input
	RA1	ST	CMOS	Bi-directional I/O
RA I/AN I	AN1	AN	—	A/D Input
	RA2	ST	CMOS	Bi-directional I/O
RA2/AN2	AN2	AN	—	A/D Input
	RA3	ST	CMOS	Bi-directional I/O
RA3/AN3/VREF	AN3	AN	—	A/D Input
	VREF	AN	—	A/D Positive Reference
	RA4	ST	OD	Bi-directional I/O
RA4/TUCKI	TOCKI	ST	—	Timer 0 Clock Input
	RA5	ST		Bi-directional I/O
HAD/AN4	AN4	AN	_	A/D Input

Legend: OD = open drain, ST = Schmitt Trigger

TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
05h	PORTA	—	—	RA5	RA4	RA3	RA2	RA1	RA0	0x 0000	0u 0000
85h	TRISA	—	—	PORTA D	ata Direct	ion Regist	er			11 1111	11 1111
9Fh	ADCON1	_	_	_		_	PCFG2	PCFG1	PCFG0	000	000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

6.0 TIMER0 MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- Readable and writable
- 8-bit software programmable prescaler
- Internal or external clock select
- Interrupt-on-overflow from FFh to 00h
- Edge select for external clock

Figure 6-1 is a block diagram of the Timer0 module and the prescaler shared with the WDT.

Additional information on the Timer0 module is available in the PIC Mid-Range MCU Family Reference Manual (DS33023).

Timer mode is selected by clearing bit TOCS (OPTION_REG<5>). In timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register. Counter mode is selected by setting bit T0CS (OPTION_REG<5>). In counter mode, Timer0 will increment either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit T0SE (OPTION_REG<4>). Clearing bit T0SE selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 6.2.

The prescaler is mutually exclusively shared between the Timer0 module and the watchdog timer. The prescaler is not readable or writable. Section 6.3 details the operation of the prescaler.

6.1 <u>Timer0 Interrupt</u>

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h. This overflow sets bit T0IF (INTCON<2>). The interrupt can be masked by clearing bit T0IE (INTCON<5>). Bit T0IF must be cleared in software by the Timer0 module interrupt service routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from SLEEP, since the timer is shut off during SLEEP.





7.3 <u>Timer1 Operation in Asynchronous</u> <u>Counter Mode</u>

If control bit $\overline{T1SYNC}$ (T1CON<2>) is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during SLEEP and can generate an interrupt-on-overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (Section 7.3.1).

In asynchronous counter mode, Timer1 can not be used as a time-base for capture or compare operations.

7.3.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will guarantee a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the timer register.

Reading the 16-bit value requires some care. Examples 12-2 and 12-3 in the PIC Mid-Range MCU Family Reference Manual (DS33023) show how to read and write Timer1 when it is running in asynchronous mode.

7.4 <u>Timer1 Oscillator</u>

A crystal oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON<3>). The oscillator is a low power oscillator rated up to 200 kHz. It will continue to run during SLEEP. It is primarily intended for use with a 32 kHz crystal. Table 7-1 shows the capacitor selection for the Timer1 oscillator.

TABLE 7-1:CAPACITOR SELECTION FOR
THE TIMER1 OSCILLATOR

Osc Type	Freq C1 C2					
LP	32 kHz	33 pF				
	100 kHz	15 pF	15 pF			
	200 kHz	15 pF	15 pF			
Thes	e values are for o	design guidance	only.			
Crystals Tested:						
32.768 kHz	Epson C-00 ⁻	\pm 20 PPM				
100 kHz	00 kHz Epson C-2 100.00 KC-P ± 20 P					
200 kHz	STD XTL 20	0.000 kHz	\pm 20 PPM			
Note 1: Hig	her capacitan	ce increases t	he stability			
of o	scillator but a	lso increases	the start-up			
time	Э.					
2: Sind	ce each reson	ator/crystal ha	as its own			
cha	racteristics, th	e user should	consult the			
reso	resonator/crystal manufacturer for appropri					

7.5 <u>Resetting Timer1 using a CCP Trigger</u> <u>Output</u>

ate values of external components.

If the CCP1 or CCP2 module is configured in compare mode to generate a "special event trigger" (CCP1M<3:0> = 1011), this signal will reset Timer1.

Note:	The special event triggers from the CCP1
	and CCP2 modules will not set interrupt
	flag bit TMR1IF (PIR1<0>).

Timer1 must be configured for either timer or synchronized counter mode to take advantage of this feature. If Timer1 is running in asynchronous counter mode, this RESET operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1 or CCP2, the write will take precedence.

In this mode of operation, the CCPRxH:CCPRxL register pair effectively becomes the period register for Timer1.

7.6 <u>Resetting of Timer1 Register Pair</u> (TMR1H, TMR1L)

TMR1H and TMR1L registers are not reset to 00h on a POR or any other RESET except by the CCP1 and CCP2 special event triggers.

T1CON register is reset to 00h on a Power-on Reset or a Brown-out Reset, which shuts off the timer and leaves a 1:1 prescale. In all other RESETS, the register is unaffected.

7.7 <u>Timer1 Prescaler</u>

The prescaler counter is cleared on writes to the TMR1H or TMR1L registers.

8.0 TIMER2 MODULE

Timer2 is an 8-bit timer with a prescaler and a postscaler. It can be used as the PWM time-base for the PWM mode of the CCP module(s). The TMR2 register is readable and writable, and is cleared on any device RESET.

The input clock (FINT/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits T2CKPS<1:0> (T2CON<1:0>).

The Timer2 module has an 8-bit period register PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon RESET.

The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit TMR2IF, (PIR1<1>)).

Timer2 can be shut off by clearing control bit TMR2ON (T2CON<2>) to minimize power consumption.

Register 8-1 shows the Timer2 control register.

Additional information on timer modules is available in the PIC Mid-Range MCU Family Reference Manual (DS33023).

8.1 <u>Timer2 Prescaler and Postscaler</u>

The prescaler and postscaler counters are cleared when any of the following occurs:

- a write to the TMR2 register
- a write to the T2CON register
- any device RESET (POR, MCLR Reset, WDT Reset or BOR)

TMR2 is not cleared when T2CON is written.

FIGURE 8-1: TIMER2 BLOCK DIAGRAM



REGISTER 8-1: TIMER2 CONTROL REGISTER (T2CON: 12h)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	R = Readable bit
bit7							bitO	 W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR reset
bit 7:	Unimplem	ented: Rea	ad as '0'					
bit 6-3:	TOUTPS<3 0000 = 1:1 0001 = 1:2 0010 = 1:3 • • 1111 = 1:1	3:0>: Timer Postscale Postscale Postscale	2 Output P	ostscale Sel	ect bits			
bit 2:	TMR2ON : 1 = Timer2 0 = Timer2	Timer2 On is on is off	bit					
bit 1-0:	T2CKPS <1 00 = Presc 01 = Presc 1x = Presc	1:0> : Timer aler is 1 aler is 4 aler is 16	2 Clock Pre	escale Selec	t bits			

9.2 <u>Compare Mode</u>

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the RC2/CCP1 pin is:

- Driven high
- Driven low
- Remains unchanged

The action on the pin is based on the value of control bits CCP1M<3:0> (CCP1CON<3:0>). At the same time, interrupt flag bit CCP1IF is set.

FIGURE 9-2: COMPARE MODE OPERATION BLOCK DIAGRAM



9.2.1 CCP PIN CONFIGURATION

The user must configure the RC2/CCP1 pin as an output by clearing the TRISC<2> bit.

Note:	Clearing the CCP1CON register will force
	the RC2/CCP1 compare output latch to the
	default low level. This is not the data latch.

9.2.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

9.2.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt mode is chosen, the CCP1 pin is not affected. The CCPIF bit is set causing a CCP interrupt (if enabled).

9.2.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated, which may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

The special event trigger output of CCP2 starts an A/D conversion (if the A/D module is on) and resets the TMR1 register pair and starts an A/D conversion (if the A/D module is enabled).

Note:	The	special	event	trigger	from	the
	CCP	1 and CCF	2 modu	iles will n	ot set i	nter-
	rupt f	lag bit TM	1R1IF (F	PIR1<0>)		

9.3 PWM Mode (PWM)

In pulse width modulation mode, the CCPx pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTC data latch, the TRISC<2> bit must be cleared to make the CCP1 pin an output.

Note:	Clearing the CCP1CON register will force
	the CCP1 PWM output latch to the default
	low level. This is not the PORTC I/O data latch.

Figure 9-3 shows a simplified block diagram of the CCP module in PWM mode.

For a step by step procedure on how to set up the CCP module for PWM operation, see Section 9.3.3.





A PWM output (Figure 9-4) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

10.0 UNIVERSAL SERIAL BUS

10.1 <u>Overview</u>

This section introduces a minimum amount of information on USB. If you already have basic knowledge of USB, you can safely skip this section. If terms like Enumeration, Endpoint, IN/OUT Transactions, Transfers and Low Speed/Full Speed are foreign to you, read on.

USB was developed to address the increased connectivity needs of PC's in the PC 2000 specification. There was a base requirement to increase the bandwidth and number of devices, which could be attached. Also desired were the ability for hot swapping, user friendly operation, robust communications and low cost. The primary promoters of USB are Intel, Compaq, Microsoft and NEC.

USB is implemented as a Tiered Star topology, with the host at the top, hubs in the middle, spreading out to the individual devices at the end. USB is limited to 127 devices on the bus, and the tree cannot be more than 6 levels deep.

USB is a host centric architecture. The host is always the master. Devices are not allowed to "speak" unless "spoken to" by the host.

Transfers take place at one of two speeds. Full Speed is 12 Mb/s and Low Speed is 1.5 Mb/s. Full Speed covers the middle ground of data intensive audio and compressed video applications, while low speed supports less data intensive applications.

10.1.1 TRANSFER PROTOCOLS

Full speed supports four transfer types: Isochronous, Bulk, Interrupt and Control. Low speed supports two transfer types: Interrupt and Control. The four transfer types are described below.

- Isochronous Transfers, meaning equal time, guarantee a fixed amount of data at a fixed rate. This mode trades off guaranteed data accuracy for guaranteed timeliness. Data validity is not checked because there isn't time to re-send bad packets anyway and the consequences of bad data are not catastrophic.
- **Bulk Transfers** are the converse of Isochronous. Data accuracy is guaranteed, but timeliness is not.
- Interrupt Transfers are designed to communicate with devices which have a moderate data rate requirement. Human Interface Devices like keyboards are but one example. For Interrupt Transfers, the key is the desire to transfer data at regular intervals. USB periodically polls these devices at a fixed rate to see if there is data to transfer.
- **Control Transfers** are used for configuration purposes.

10.1.2 FRAMES

Information communicated on the bus is grouped in a format called Frames. Each Frame is 1 ms in duration and is composed of multiple transfers. Each transfer type can be repeated more than once within a frame.

10.1.3 POWER

Power has always been a concern with any device. With USB, 5 volt power is now available directly from the bus. Devices may be self-powered or buspowered. Self-powered devices will draw power from a wall adapter or power brick. On the other hand, buspowered devices will draw power directly from the USB bus itself. There are limits to how much power can be drawn from the USB bus. Power is expressed in terms of "unit loads" (≤100 mA). All devices, including Hubs, are guaranteed at least 1 unit load (low power), but must negotiate with the host for up to 5 unit loads (high power). If the host determines that the bus as currently configured cannot support a device's request for more unit loads, the device will be denied the extra unit loads and must remain in a low power configuration.

10.1.4 END POINTS

At the lowest level, each device controls one or more endpoints. An endpoint can be thought of as a virtual port. Endpoints are used to communicate with a device's functions. Each endpoint is a source or sink of data. Endpoints have both an In and Out direction associated with it. Each device must implement endpoint 0 to support Control Transfers for configuration. There are a maximum of 15 endpoints available for use by each full speed device and 6 endpoints for each slow speed device. Remember that the bus is host centric, so In/Out is with respect to the host and not the device.

10.1.5 ENUMERATION

Prior to communicating on the bus, the host must see that a new device has been connected and then go through an "enumeration process". This process allows the host to ask the device to introduce itself, and negotiate performance parameters, such as power consumption, transfer protocol and polling rate. The enumeration process is initiated by the host when it detects that a new device has attached itself to the bus. This takes place completely in the background from the application process.

10.1.6 DESCRIPTORS

The USB specification requires a number of different descriptors to provide information necessary to identify a device, specify its endpoints, and each endpoint's function. The five general categories of descriptors are Device, Configuration, Interface, End Point and String.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	USBIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART Tra	ansmit Re	gister						0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	USBIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Generato	or Registe	er					0000 0000	0000 0000

 TABLE 11-8:
 REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission. **Note 1:** Bits PSPIE and PSPIF are reserved on the PIC16C745; always maintain these bits clear.

FIGURE 11-6: SYNCHRONOUS TRANSMISSION



FIGURE 11-7: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)



PIC16C745/765

NOTES:

13.2 Oscillator Configurations

13.2.1 OSCILLATOR TYPES

The PIC16C745/765 can be operated in four different oscillator modes. The user can program a configuration bit (FOSC0) to select one of these four modes:

- EC External Clock
- E4 External Clock with internal PLL enabled
- HS High Speed Crystal/Resonator
- H4 High Speed Crystal/Resonator with internal PLL enabled

13.2.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS

In HS mode, a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 13-1). The PIC16C745/ 765 oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in HS mode, the device can have an external clock source to drive the OSC1/CLKIN pin (Figure 13-2). In this mode, the oscillator start-up timer is active for a period of 1024*Tosc. See the PIC Mid-Range MCU Reference Manual (DS33023) for details on building an external oscillator.

FIGURE 13-1: CRYSTAL/CERAMIC RESONATOR OPERATION (HS OSC CONFIGURATION)



TABLE 13-1: CERAMIC RESONATORS

Ranges	Tested
nungeo	100100

nanges rea	ieu.		
Mode	Freq	OSC1	OSC2
HS	6.0 MHz	10 - 68 pF	10 - 68 pF
These value	es are for desig	yn guidance only	. See notes at
pollou oi be	ige.		

TABLE 13-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

Osc Type	Crystal Freq	Cap. Range C1	Cap. Range C2
HS	6.0 MHz	15 - 33 pF	15 - 33 pF
Those value	are for desi	an quidanaa an	v Soo notos at

These values are for design guidance only. See notes at bottom of page.

- **Note 1:** Higher capacitance increases the stability of the oscillator, but also increases the start-up time.
 - 2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - **3:** Rs may be required in HS mode to avoid overdriving crystals with low drive level specification.
 - 4: When migrating from other PIC devices, oscillator performance should be verified.
 - Users should consult the USB Specification
 1.1 to ensure their resonator/crystal oscillator meets the required jitter limits for USB operation.

13.2.3 H4 MODE

In H4 mode, a PLL module is switched on in-line with the clock provided across OSC1 and OCS2. The output of the PLL drives FINT.

13.2.4 PLL

An on-board 4x PLL provides a cheap means of generating a stable 24 MHz FINT, using an external 6 MHz resonator. After power-up, a PLL settling time of less than TPLLRT is required.

PIC16C745/765

SUBLW	Subtract W from Literal
Syntax:	[<i>label</i>] SUBLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k - (W) \rightarrow (W)$
Status Affected:	C, DC, Z
Description:	The W register is subtracted (2's complement method) from the eight bit literal 'k'. The result is placed in the W register.

XORLW	Exclusive OR Literal with W					
Syntax:	[<i>label</i>]	XORLW	k			
Operands:	$0 \le k \le 25$	55				
Operation:	(W) .XOR. $k \rightarrow (W)$					
Status Affected:	Z					
Description:	The contr are XOR eral 'k'. T the W reg	ents of the 'ed with th he result i gister.	e W register e eight bit lit- s placed in			

SUBWF	Subtract W from f	XORWF	Exclusive OR W with f
Syntax:	[label] SUBWF f,d	Syntax:	[<i>label</i>] XORWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$	Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in[0,1] \end{array}$
Operation:	(f) - (W) \rightarrow (destination)	Operation:	(W) .XOR. (f) \rightarrow (destination)
Status Affected:	C, DC, Z	Status Affected:	Z
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is 0, the result is stored in the W regis- ter. If 'd' is 1, the result is stored back in register 'f'.	Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

SWAPF	Swap Nibbles in f
Syntax:	[<i>label</i>] SWAPF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	$(f<3:0>) \rightarrow (destination<7:4>), (f<7:4>) \rightarrow (destination<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0, the result is placed in W regis- ter. If 'd' is 1, the result is placed in register 'f'.

20 MPLAB [®] Integrated	PIC12CXX	bIC14000	PIC16C5X	PIC16C6X	KXX391214	PIC16F62X	X7381919	KX7381319	PIC16C8X	PIC16F8X)	DIC16C9X)	X4271219	KX7071019	PIC18CXX2	63CXX 52CXX/ 54CXX/		хххээн	WCBFXXX HCSXXX
0 Development Environment	>	>	>	>	>	>	>	>	>	>	>	>	>	>				
MPLAB [®] C17 Compiler												>	>					
MPLAB [®] C18 Compiler														>				
9 MPASM/MPLINK	>	>	>	~	>	>	~	>	>	`	>	<	<	`	~		>	~
2 MPLAB [®] -ICE	>	>	>	>	>	**^	>	>	>	>	>	>	>	>				
E ICEPIC™ Low-Cost In-Circuit Emulator	>		>	>	>		>	>	~		`							
8 999 MPLAB [®] -ICD In-Circuit Debugger				*>			*>			>								
은 PICSTART®Plus E Low-Cost Universal Dev. Kit	>	>	>	>	>	**`	>	>	~	~	~	>	~	~				
ଅଟେ PRO MATE® I ୨୦୦୦ Universal Programmer	>	>	>	>	>	** >	>	>	>	>	>	>	>	>	>		>	```
PICDEM-1			>		>				>			~						
PICDEM-2				<↓ ↓										~				
PICDEM-3											>							
PICDEM-14A		>																
PICDEM-17													<					
CEELoo [®] Evaluation Kit																>		
ы КееLoo Transponder Kit																>		
microlD™ Programmer's Kit																		>
125 kHz microlD Developer's Ki	t																	>
 125 kHz Anticollision microlD Developer's Kit 																		>
13.56 MHz Anticollision microl Developer's Kit																		>
MCP2510 CAN Developer's Kit																		

TABLE 15-1: DEVELOPMENT TOOLS FROM MICROCHIP

* Contact the Microchip Technology Inc. web site at www.microchip.com for information on how to use the MI ** Contact Microchip Technology Inc. for availability date. † Development tool is available on select devices.

16.3 AC (Timing) Characteristics

16.3.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS

2. Tpp5			
т			
F	Frequency	Т	Time
Lowerca	ase letters (pp) and their meanings:		
рр			
сс	CCP1	OSC	OSC1
ck	CLKOUT	rd	RD
cs	CS	rw	RD or WR
di	SDI	SC	SCK
do	SDO	SS	SS
dt	Data in	tO	ТОСКІ
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Upperca	ase letters and their meanings:		
S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance

PIC16C745/765

NOTES:

17.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

The graphs and tables provided in this section are for design guidance and are not tested. In some graphs or tables, the data presented are outside specified operating range. This is for information only and devices will operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution.



FIGURE 17-1: TYPICAL IDD vs. VDD (FINT = 24MHz)





18.0 PACKAGING INFORMATION

18.1 Package Marking Information



28-Lead SOIC





28-Lead Side Braze Windowed (JW)



Example



Legenc	I: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
Note:	In the eve be carried characters	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

44-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES		MILLIMETERS*		
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		44			44	
Pitch	р		.031			0.80	
Pins per Side	n1		11			11	
Overall Height	Α	.039	.043	.047	1.00	1.10	1.20
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05
Standoff §	A1	.002	.004	.006	0.05	0.10	0.15
Foot Length	L	.018	.024	.030	0.45	0.60	0.75
Footprint (Reference)	(F)		.039		1.00		
Foot Angle	¢	0	3.5	7	0	3.5	7
Overall Width	E	.463	.472	.482	11.75	12.00	12.25
Overall Length	D	.463	.472	.482	11.75	12.00	12.25
Molded Package Width	E1	.390	.394	.398	9.90	10.00	10.10
Molded Package Length	D1	.390	.394	.398	9.90	10.00	10.10
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20
Lead Width	В	.012	.015	.017	0.30	0.38	0.44
Pin 1 Corner Chamfer	CH	.025	.035	.045	0.64	0.89	1.14
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15
* 0 / //							

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-026

Drawing No. C04-076