



Welcome to **E-XFL.COM**

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of Embedded - Microprocessors

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

| Details | |
|---------------------------------|--|
| Product Status | Active |
| Core Processor | Z8S180 |
| Number of Cores/Bus Width | 1 Core, 8-Bit |
| Speed | 10MHz |
| Co-Processors/DSP | - |
| RAM Controllers | DRAM |
| Graphics Acceleration | No |
| Display & Interface Controllers | - |
| Ethernet | - |
| SATA | - |
| USB | - |
| Voltage - I/O | 5.0V |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Security Features | - |
| Package / Case | 80-BQFP |
| Supplier Device Package | 80-QFP |
| Purchase URL | https://www.e-xfl.com/product-detail/zilog/z8s18010fsg |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

5




Figure 4. Z8S180/Z8L180 80-Pin QFP Pin Configuration

Table 1. Z8S180/Z8L180 Pin Identification

| Pin Num | ber and Packa | age Type | Default | Secondary | |
|---------|---------------|----------|-----------------|-----------|---------|
| QFP | PLCC | DIP | Function | Function | Control |
| 1 | 9 | 8 | NMI | | |
| 2 | | | NC | | |
| 3 | | | NC | | |
| 4 | 10 | 9 | ĪNTO | | |
| 5 | 11 | 10 | ĪNT1 | | |
| 6 | 12 | 11 | ĪNT2 | | |
| 7 | 13 | 12 | ST | | |
| 8 | 14 | 13 | Α0 | | |
| 9 | 15 | 14 | A1 | | |
| 10 | 16 | 15 | A2 | | |
| 11 | 17 | 16 | А3 | | |
| 12 | 18 | | V _{SS} | | |

PIN IDENTIFICATION (Continued)

Table 2. Pin Status During RESET, BUSACK, and SLEEP Modes

| Pin Num | ber and Packa | age Type | | | | Pin Status | |
|---------|---------------|----------|------------------|-----------|-----------------|-----------------|-----------------|
| OED | DI OO | DID | Default | Secondary | DECET | DUG A OV | 01 555 |
| QFP | PLCC | DIP | Function | Function | RESET | BUSACK | SLEEF |
| 1 | 9 | 8 | NMI | | IN | IN | IN |
| 2 | | | NC | | | | |
| 3 | 10 | | NC | | | | |
| 4 | 10 | 9 | INTO | | IN | IN | IN |
| 5 | 11 | 10 | ĪNT1 | | IN | IN | IN |
| 6 | 12 | 11 | ĪNT2 | | IN | IN | IN |
| 7 | 13 | 12 | ST | | High | High | High |
| 8 | 14 | 13 | AO | | 3T | 3T | High |
| 9 | 15 | 14 | A1 | | 3T | 3T | High |
| 10 | 16 | 15 | A2 | | 3T | 3T | High |
| 11 | 17 | 16 | A3 | | 3T | 3T | High |
| 12 | 18 | | V _{SS} | | V_{SS} | V _{SS} | V _{SS} |
| 13 | 19 | 17 | A4 | | 3T | 3T | High |
| 14 | | | NC | | | | |
| 15 | 20 | 18 | A5 | | 3T | 3T | High |
| 16 | 21 | 19 | A6 | | 3T | 3T | High |
| 17 | 22 | 20 | Α7 | | 3T | 3T | High |
| 18 | 23 | 21 | A8 | | 3T | 3T | High |
| 19 | 24 | 22 | A9 | | 3T | 3T | High |
| 20 | 25 | 23 | A10 | | 3T | 3T | High |
| 21 | 26 | 24 | A11 | | 3T | 3T | High |
| 22 | | | NC | | | | |
| 23 | | | NC | | | | |
| 24 | 27 | 25 | A12 | | 3T | 3T | High |
| 25 | 28 | 26 | A13 | | 3T | 3T | High |
| 26 | 29 | 27 | A14 | | 3T | 3T | High |
| 27 | 30 | 28 | A15 | | 3T | 3T | High |
| 28 | 31 | 29 | A16 | | 3T | 3T | High |
| 29 | 32 | 30 | A17 | | 3T | 3T | High |
| 30 | | | NC | | | | |
| 31 | 33 | 31 | A18 | | 3T | 3T | High |
| | | | T _{OUT} | | N/A | OUT | OUT |
| 32 | 34 | 32 | V_{DD} | | V _{DD} | V_{DD} | V _{DD} |
| 33 | 35 | | A19 | | 3T | 3T | High |
| 34 | 36 | 33 | V _{SS} | | V _{SS} | V _{SS} | V _{SS} |
| 35 | 37 | 34 | D0 | | 3T | 3T | 3T |
| 36 | 38 | 35 | D1 | | 3T | 3T | 3T |
| 37 | 39 | 36 | D2 | | 3T | 3T | 3T |
| 38 | 40 | 37 | D3 | | 3T | 3T | 3T |

Table 2. Pin Status During RESET, BUSACK, and SLEEP Modes (Continued)

| Pin Num | ber and Packa | age Type | | | | Pin Status | |
|--|---------------|----------|---------------------|-----------------------|-------|------------|-------|
| QFP | PLCC | DIP | Default Function | Secondary Function | RESET | BUSACK | SLEEF |
| 39 | 41 | 38 | D4 | | 3T | 3T | 3T |
| 40 | 42 | 39 | D5 | | 3T | 3T | 3T |
| 41 | 43 | 40 | D6 | | 3T | 3T | 3T |
| 42 | | | NC | | | | |
| 43 | | | NC | | | | |
| 44 | 44 | 41 | D7 | | 3T | 3T | 3T |
| 45 | 45 | 42 | RTS0 | | High | OUT | High |
| QFP PLCC DIP Feature 39 41 38 40 42 39 41 43 40 42 43 44 44 41 45 45 42 46 46 43 | | CTS0 | | IN | OUT | IN | |
| 47 | 47 | 44 | DCD0 | | IN | IN | IN |
| 48 | 48 | 45 | TXA0 | | High | OUT | OUT |
| 49 | 49 | 46 | RXA0 | | IN | IN | IN |
| 50 | 50 | 47 | CKA0 | | 3T | I/O | I/O |
| | | | DREQ0 | | N/A | IN | IN |
| 51 | | | NC | | | | |
| 52 | 51 | 48 | TXA1 | | High | OUT | OUT |
| 53 | 52 | | TEST | | | | |
| 54 | 53 | 49 | RXA1 | | IN | IN | IN |
| 55 | 54 | 50 | CKA1 | | 3T | I/O | I/O |
| | | | TEND0 | | N/A | High | High |
| 56 | 55 | 51 | TXS | | High | OUT | OUT |
| 57 | 56 | 52 | RXS | | IN | IN | IN |
| | | | CTS1 | | N/A | IN | IN |
| 58 | 57 | 53 | CKS | | 3T | I/O | I/O |
| 59 | 58 | 54 | DREQ1 | | IN | 3T | IN |
| 60 | 59 | 55 | TEND1 | | High | OUT | High |
| 61 | 60 | 56 | HALT | | High | High | Low |
| 62 | | | NC | | | | |
| 63 | | | NC | | | | |
| 64 | 61 | 57 | RFSH | | High | OUT | High |
| 65 | 62 | 58 | ĪORQ | | High | 3T | High |
| 66 | 63 | 59 | MREQ | | High | 3T | High |
| 67 | 64 | 60 | Е | | Low | OUT | OUT |
| 68 | 65 | 61 | M1 | | High | High | High |
| 69 | 66 | 62 | WR | | High | 3T | High |
| 70 | 67 | 63 | RD | | High | 3T | High |
| 71 | 68 | 64 | PHI | | OUT | OUT | OUT |
| 72 | 1 | 1 | V _{SS} | | GND | GND | GND |
| 73 | 2 | | V _{SS} | | GND | GND | GND |
| 74 | 3 | 2 | XTAL | | OUT | OUT | OUT |
| 75 | | | NC | | | | |

PIN IDENTIFICATION (Continued)

Table 2. Pin Status During RESET, BUSACK, and SLEEP Modes (Continued)

| Pin Num | ber and Packa | ige Type | | | | Pin Status | |
|---------|---------------|----------|---------------------|-----------------------|-------|------------|-------|
| QFP | PLCC | DIP | Default Function | Secondary Function | RESET | BUSACK | SLEEP |
| 76 | 4 | 3 | EXTAL | | IN | IN | IN |
| 77 | 5 | 4 | WAIT | | IN | IN | IN |
| 78 | 6 | 5 | BUSACK | | High | OUT | OUT |
| 79 | 7 | 6 | BUSREQ | | IN | IN | IN |
| 80 | 8 | 7 | RESET | | IN | IN | IN |

| | Table 4. Multiplexed Pin Descriptions | | | | | |
|------------|--|--|--|--|--|--|
| A18/TOUT | During RESET, this pin is initialized as A18. If either the TOC1 or the TOC0 bit of the Timer Control register (TCR) is set to 1, the T_{OUT} function is selected. If TOC1 and TOC0 are cleared to 0, the A18 function is selected. | | | | | |
| CKA0/DREQ0 | During RESET, this pin is initialized as CKAO. If either DM1 or SM1 in the DMA Mode register (DMODE) is set to 1, the DREQO function is selected. | | | | | |
| CKA1/TENDO | During RESET, this pin is initialized as CKA1. If the CKA1D bit in ASCI control register ch1 (CNTLA1) is set to 1, the $\overline{\text{TENDO}}$ function is selected. If the CKA1D bit is set to 0, the CKA1 function is selected. | | | | | |
| RXS/CTS1 | During RESET, this pin is initialized as RXS. If the CTS1E bit in the ASCI status register ch1 (STAT1) is set to 1, the $\overline{\text{CTS1}}$ function is selected. If the CTS1E bit is set to 0, the RXS function is selected. | | | | | |

ARCHITECTURE

The Z180 combines a high-performance CPU core with a variety of system and I/O resources useful in a broad range of applications. The CPU core consists of five functional blocks: clock generator, bus state controller, Interrupt controller, memory management unit (MMU), and the central processing unit (CPU). The integrated I/O resources make up the remaining four functional blocks: direct memory access (DMA) control (2 channels), asynchronous serial communication interface (ASCI, 2 channels) programmable reload timers (PRT, 2 channels), and a clock serial I/O (CSI/O) channel.

Clock Generator. This logic generates a system clock from an external crystal or clock input. The external clock is divided by 2 or 1 and provides the timing for both internal and external devices.

Bus State Controller. This logic performs all of the status and bus-control activity associated with the CPU and some on-chip peripherals. Also includes wait-state timing, reset cycles, DRAM refresh, and DMA bus exchanges.

Interrupt Controller. This logic monitors and prioritizes the variety of internal and external interrupts and traps to provide the correct responses from the CPU. To maintain compatibility with the Z80 CPU, three different interrupts modes are supported.

Memory Management Unit. The MMU allows the user to map the memory used by the CPU (logically only 64KB) into the 1-MB addressing range supported by the Z8S180/Z8L180. The organization of the MMU object

code maintains compatibility with the Z80 CPU, while offering access to an extended memory space. Accomplished by using an effective common-area/banked-area scheme.

Central Processing Unit. The CPU is microcoded to provide a core that is object-code compatible with the Z80 CPU. It also provides a superset of the Z80 instruction set, including 8-bit multiplication. The core is modified to allow many of the instructions to execute in fewer clock cycles.

DMA Controller. The DMA controller provides high-speed transfers between memory and I/O devices. Transfer operations supported are memory-to-memory, memory to/from I/O, and I/O-to-I/O. Transfer modes supported are request, burst, and cycle steal. DMA transfers can access the full 1-MB address range with a block length up to 64 KB, and can cross over 64K boundaries.

Asynchronous Serial Communication Interface (ASCI).

The ASCI logic provides two individual full-duplex UARTs. Each channel includes a programmable baud rate generator and modem control signals. The ASCI channels can also support a multiprocessor communication format as well as break detection and generation

Programmable Reload Timers (PRT). This logic consists of two separate channels, each containing a 16-bit counter (timer) and count reload register. The time base for the counters is derived from the system clock (divided by 20) before reaching the counter. PRT channel 1 provides an optional output to allow for waveform generation.




Figure 5. Timer Initialization, Count Down, and Reload Timing




Figure 6. Timer Output Timing

Clocked Serial I/O (CSI/O). The CSI/O channel provides a half-duplex serial transmitter and receiver. This channel can be used for simple high-speed data connection to another microprocessor or microcomputer. TRDR is used for both CSI/O transmission and reception. Thus, the system design must ensure that the constraints of half-duplex operation are met (Transmit and Receive operation cannot occur simultaneously). For example, if a CSI/O transmission is attempted while the CSI/O is receiving data, a CSI/O does not work.

Note: TRDR is not buffered. Performing a CSI/O transmit while the previous transmission is still in progress causes the data to be immediately updated and corrupts the transmit operation. Similarly, reading TRDR while a transmit or receive is in progress should be avoided.

OPERATION MODES

Z80 versus **64180** Compatibility. The Z8S180/Z8L180 is descended from two different "ancestor" processors, ZiLOG's original Z80 and the Hitachi 64180. The Operating Mode Control Register (OMCR), illustrated in Figure 8, can be programmed to select between certain Z80 and 64180 differences.




Figure 8. Operating Control Register (OMCR: I/O Address = 3EH)

M1E ($\overline{M1}$ Enable). This bit controls the $\overline{M1}$ output and is set to a 1 during RESET.

When M1E = 1, the $\overline{\text{M1}}$ output is asserted Low during opcode fetch cycles, Interrupt Acknowledge cycles, and the first machine cycle of an $\overline{\text{NMI}}$ acknowledge.

On the Z8S180/Z8L180, this choice makes the processor fetch a RETI instruction one time. When fetching a RETI from a zero-wait-state memory location, the processor uses three clock bus cycles. These bus cycles are not fully Z80-timing compatible.

When M1E = 0, the processor does not drive $\overline{\text{M1}}$ Low during the instruction fetch cycles. After fetching a RETI instruction with normal timing, the processor goes back and refetches the instruction using fully Z80-compatible cycles that include driving $\overline{\text{M1}}$ Low. This option may be required by some external Z80 peripherals to properly decode the RETI instruction. Figure 9 and Table 5 show the RETI sequence when M1E is 0.




Figure 9. RETI Instruction Sequence with M1E = 0

OPERATION MODES (Continued)

| Table 5. F | RETI Control | Signal | States |
|------------|--------------|--------|--------|
|------------|--------------|--------|--------|

| Machine Cycle | States | Address | Data | RD | WR | MREQ | ĪORQ | M1 M1E= 1 | M1 M1E = 0 | HALT | ST |
|------------------|--------|------------|---------|----|----|------|------|-----------------|------------------|------|----|
| 1 | T1-T3 | 1st Opcode | EDH | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 |
| 2 | T1-T3 | 2nd Opcode | 4DH | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 |
| | Ti | NA | 3-state | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | Ti | NA | 3-state | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | Ti | NA | 3-state | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 3 | T1-T3 | 1st Opcode | EDH | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |
| | Ti | NA | 3-state | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 4 | T1-T3 | 2nd Opcode | 4DH | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| 5 | T1-T3 | SP | Data | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 6 | T1-T3 | SP + 1 | Data | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |

 $\overline{\text{M1TE}}$ ($\overline{\text{M1}}$ Temporary Enable). This bit controls the temporary assertion of the $\overline{\text{M1}}$ signal. It is always read back as a 1 and is set to 1 during RESET.

When M1E is set to 0 to accommodate certain external Z80 peripheral(s), those same device(s) may require a pulse on M1 after programming certain of their registers to complete the function being programmed.

For example, when a control word is written to the Z80 PIO to enable interrupts, no enable actually takes place until the PIO sees an active $\overline{\text{M1}}$ signal. When $\overline{\text{M1TE}} = 1$, there is no change in the operation of the $\overline{\text{M1}}$ signal, and M1E controls its function. When $\overline{\text{M1TE}} = 0$, the $\overline{\text{M1}}$ output is asserted during the next opcode fetch cycle regardless of the state programmed into the M1E bit. This condition is only momentary (one time) and it is not necessary to preprogram a 1 to disable the function (see Figure 10).




Figure 10. M1 Temporary Enable Timing

IOC (I/O Compatibility). This bit controls the timing of the $\overline{\text{IORO}}$ and $\overline{\text{RD}}$ signals. The bit is set to 1 by RESET.

When $\overline{\mathsf{IOC}} = 1$, the $\overline{\mathsf{IORQ}}$ and $\overline{\mathsf{RD}}$ signals function the same as the Z64180 (Figure 11).

OPERATION MODES (Continued)




Figure 15. Z8S180/Z8L180 IDLE Mode Exit Due To External Interrupt

While the Z8S180/Z8L180 is in IDLE mode, it grants the bus to an external Master if the BREXT bit (CCR5) is 1. Figure 16 depicts the timing for this sequence.

After the external Master negates the Bus Request, the Z8S180/Z8L180 disables the PHI clock and remains in IDLE mode.

Note: A response to a bus request takes 8 clock cycles longer than in normal operation.

ing the bus to an external Master during STANDBY mode, when the BREXT bit in the CPU Control Register (CCR5) is 1.

As described previously for SLEEP and IDLE modes, when the MPU leaves STANDBY mode due to NMI Low or an enabled INTO-INT2 Low when the IEF, flag is 1 due to an IE instruction, it starts by performing the interrupt with the return address being that of the instruction following the SLP instruction. If the Z8S180/Z8L180 leaves STANDBY mode due to an external interrupt request that's enabled in the INT/TRAP Control Register, but the IEF, bit is 0 due to

a DI instruction, the processor restarts by executing the instruction(s) following the SLP instruction. If INTO, or INT1 or INT2 goes inactive before the end of the clock stabilization delay, the Z8S180/Z8L180 stays in STANDBY mode.

Figure 17 indicates the timing for leaving STANDBY mode due to an interrupt request.

Note: The Z8S180/Z8L180 takes either 64 or 2¹⁷ (131,072) clocks to restart, depending on the CCR3 bit.




Figure 17. Z8S180/Z8L180 STANDBY Mode Exit Due to External Interrupt

While the Z8S180/Z8L180 is in STANDBY mode, it grants the bus to an external Master if the BREXT bit (CCR5) is 1. Figure 18 indicates the timing of this sequence. The device takes 64 or 2^{17} (131,072) clock cycles to grant the bus de-

pending on the CCR3 bit. The latter (not the QUICK RE-COVERY) case may be prohibitive for many demand-driven external Masters. If so, QUICK RECOVERY or IDLE mode can be used.

DC CHARACTERISTICS—Z8S180

Table 6. Z8S180 DC Characteristics $V_{DD} = 5V \pm 10\%$; $V_{SS} = 0V$

| Symbol | Item | Condition | Min | Тур | Max | Unit |
|------------------------------|---|--|----------------------|-----|-------------------------|------|
| V _{IH1} | Input H Voltage RESET, EXTAL, NMI | | V _{DD} -0.6 | - | V _{DD} +0.3 | V |
| V _{IH2} | Input H Voltage Except RESET, EXTAL, NMI | | 2.0 | _ | V _{DD} +0.3 | V |
| V _{IH3} | Input H Voltage CKS, CKA0, CKA1 | | 2.4 | _ | V _{DD} +0.3 | V |
| V _{IL1} | Input L Voltage RESET, EXTAL, NMI | | -0.3 | | 0.6 | V |
| V _{IL2} | Input L Voltage Except RESET, EXTAL, NMI | | -0.3 | _ | 0.8 | V |
| V _{OH} | Outputs H Voltage | $I_{OH} = -200 \mu A$ | 2.4 | | _ | V |
| | All outputs | $I_{OH} = -20 \mu\text{A}$ | V _{DD} -1.2 | _ | _ | |
| V _{OL} | Outputs L Voltage All outputs | $I_{OL} = 2.2 \text{ mA}$ | _ | _ | 0.45 | V |
| I _{IL} | Input Leakage Current All Inputs Except XTAL, EXTAL | $V_{IN} = 0.5 \sim V_{DD} - 0.5$ | _ | _ | 1.0 | μΑ |
| I _{TL} | Three State Leakage Current | $V_{IN} = 0.5 \sim V_{DD} - 0.5$ | _ | _ | 1.0 | μΑ |
| I _{DD} ¹ | Power Dissipation | F = 10 MHz | _ | 25 | 60 | mA |
| 00 | (Normal Operation) | 20 | | 30 | 50 | |
| | | 33 | | 60 | 100 | |
| | Power Dissipation | F = 10 MHz | _ | 2 | 5 | |
| | (SYSTEM STOP mode) | 20 | | 3 | 6 | |
| | | 33 | | 5 | 9 | |
| C _P | Pin Capacitance | $V_{ N} = O_V$, $f = 1 \text{ MHz}$ $T_A = 25^{\circ}\text{C}$ | _ | _ | 12 | pF |

Note:

^{1.} $V_{IHmin} = V_{DD}$ -1.0V, $V_{ILmax} = 0.8V$ (All output terminals are at NO LOAD.) $V_{DD} = 5.0V$.

Table 7. Z8L180 DC Characteristics $V_{DD} = 3.3V \pm 10\%; V_{SS} = 0V$

| Symbol | Item | Condition | Min | Тур | Max | Unit |
|------------------|---|---|----------------------|-----|-------------------------|------|
| V _{IH1} | Input H Voltage RESET, EXTAL, NMI | | V _{DD} -0.6 | | V _{DD} +0.3 | V |
| V _{IH2} | Input H Voltage Except RESET, EXTAL, NMI | | 2.0 | | V _{DD} +0.3 | V |
| V _{IL1} | Input L Voltage RESET, EXTAL, NMI | | -0.3 | | 0.6 | V |
| V _{IL2} | Input L Voltage Except RESET, EXTAL, NMI | | -0.3 | | 0.8 | V |
| V _{OH} | Outputs H Voltage | H Voltage $I_{OH} = -200 \mu\text{A}$ 2.15 | | V | | |
| | All outputs | $I_{OH} = -20 \mu A$ | V _{DD} -0.6 | | | V |
| V _{OL} | Outputs L Voltage All Outputs | $I_{OL} = 4 \text{ mA}$ | | | 0.4 | V |
| I _{IL} | Input Leakage Current All Inputs Except XTAL, EXTAL | $V_{IN} = 0.5 \sim V_{DD} - 0.5$ | | | 1.0 | μΑ |
| I _{TL} | Three State Leakage Current | $V_{ N} = 0.5 \sim V_{DD} - 0.5$ | | | 1.0 | μΑ |
| I _{DD1} | Power Dissipation | F = 20 MHz | | 30 | 60 | mA |
| | (Normal Operation) | 4 MHz | | 4 | 10 | |
| | Power Dissipation | F = 20 MHz | | 5 | 10 | |
| | (SYSTEM STOP mode) | 4 MHz | | 2 | 5 | |
| C _P | Pin Capacitance | $V_{IN} = 0V$, $f = 1 MHz$ $T_A = 25$ ° C | | | 12 | pF |
| Note: | | | | | | |

^{1.} $V_{IHmin} = V_{DD}$ –1.0V, $V_{ILmax} = 0.6V$ (All output terminals are at NO LOAD.) $V_{DD} = 3.0V$.




Figure 21. CPU Timing
(INTO Acknowledge Cycle, Refresh Cycle, BUS RELEASE Mode, HALT Mode, SLEEP Mode, SYSTEM STOP Mode)

TIMING DIAGRAMS (Continued)




Figure 27. Timer Output Timing




Figure 28. SLP Execution Cycle

ASCI EXTENSION CONTROL REGISTER CHANNEL 0 AND CHANNEL 1

The ASCI Extension Control Registers (ASEXTO and ASEXT1) control functions that have been added to the

ASCIs in the Z8S180/Z8L180 family. All bits in this register reset to 0.




Figure 47. ASCI Extension Control Registers, Channels 0 and 1

DCD0 Disable (Bit 6, ASCIO Only). If this bit is 0, then the $\overline{DCD0}$ pin auto-enables the ASCI0 receiver, such that when the pin is negated/High, the Receiver is held in a RE-SET state. If this bit is 1, the state of the \overline{DCD} -pin has no effect on receiver operation. In either state of this bit, software can read the state of the $\overline{DCD0}$ pin in the STAT0 register, and the receiver interrupts on a rising edge of $\overline{DCD0}$.

CTSO Disable (Bit 5, ASCIO Only). If this bit is 0, then the $\overline{\text{CTSO}}$ pin auto-enables the ASCIO transmitter, in that when the pin is negated/High, the TDRE bit in the STATO register is forced to 0. If this bit is 1, the state of the $\overline{\text{CTSO}}$ pin has no effect on the transmitter. Regardless of the state of this bit, software can read the state of the $\overline{\text{CTSO}}$ pin the CNTLBO register.

X1 (**Bit 4**). If this bit is 1, the clock from the Baud Rate Generator or CKA pin is taken as a 1X-bit clock (sometimes called *isochronous mode*). In this mode, receive data on the RXA pin must be synchronized to the clock on the CKA pin, regardless of whether CKA is an input or an output. If this bit is 0, the clock from the Baud Rate Generator or CKA pin is divided by 16 or 64 per the DR bit in the CNTLB register, to obtain the actual bit rate. In this mode, receive data on the RXA pin is not required to be synchronized to a clock.

BRG Mode (Bit 3). If the SS2-0 bits in the CNTLB register are not 111, and this bit is 0, the ASCI Baud Rate Generator

divides PHI by 10 or 30, depending on the PS bit in CNTLB, and factored by a power of two (selected by the SS2–0 bits), to obtain the clock that is presented to the transmitter and receiver and output on the CKA pin. If SS2–0 are not 111, and this bit is 1, the Baud Rate Generator divides PHI by twice the sum of the 16-bit value (programmed into the Time Constant registers) and 2. This mode is identical to the operation of the baud rate generator in the ESCC.

Break Enable (Bit 2). If this bit is 1, the receiver detects BREAK conditions and report them in bit 1, and the transmitter sends BREAKs under the control of bit 0.

Break Detect (Bit 1). The receiver sets this read-only bit to 1 when an all-zero character with a Framing Error becomes the oldest character in the Rx FIFO. The bit is cleared when software writes a 0 to the EFR bit in CNTLA register, also by RESET, by IOSTOP mode, and for ASCIO, if the DCDO pin is auto-enabled and is negated (High).

Send Break (Bit 0). If this bit and bit 2 are both 1, the transmitter holds the TXA pin Low to send a BREAK condition. The duration of the BREAK is under software control (one of the PRTs or CTCs can be used to time it). This bit resets to 0, in which state TXA carries the serial output of the transmitter.

ASCI EXTENSION CONTROL REGISTER CHANNEL 0 AND CHANNEL 1 (Continued)

Timer Data Register Channel 1 Low

Mnemonic TMDR1L Address 14H




Figure 48. Timer Data Register 1 Low

Timer Reload Register Channel 1 High

Mnemonic RLDR1H Address 17H




Figure 51. Timer Reload Register Channel 1 High

Timer Data Register Channel 1 High

Mnemonic TMDR1H Address 15H




Figure 49. Timer Data Register 1 High

Free Running Counter (Read Only)

Mnemonic FRC Address 18H




Figure 52. Free Running Counter

Timer Reload Register Channel 1 Low

Mnemonic RLDR1L Address 16




Figure 50. Timer Reload Channel 1 Low

DMA STATUS REGISTER

The DMA Status Register (DSTAT) is used to enable and disable DMA transfer and DMA termination interrupts.

DSTAT also indicates DMA transfer status, Completed or In Progress.

DMA Status Register

Mnemonic DSTAT Address 30H




Figure 71. DMA Status Register (DSTAT: I/O Address = 30H)

DE1: DMA Enable Channel 1 (Bit 7). When DE1 = 1 and DME = 1, channel 1 DMA is enabled. When a DMA transfer terminates (BCR1 = 0), DE1 is reset to 0 by the DMAC. When DE1 = 0 and the DMA interrupt is enabled (DIE1 = 1), a DMA interrupt request is made to the CPU.

To perform a software WRITE to DE1, DWE1 should be written with a 0 during the same register WRITE access. Writing DE1 to 0 disables channel 1 DMA, but DMA is restartable. Writing DE1 to 1 enables channel 1 DMA and automatically sets DMA Main Enable (DME) to 1. DE1 is cleared to 0 during RESET.

DEO: DMA Enable Channel 0 (Bit 6). When DE0 = 1 and DME = 1, channel 0 DMA is enabled. When a DMA transfer terminates (BCRO = 0), DE0 is reset to 0 by the DMAC. When DE0 = 0 and the DMA interrupt is enabled (DIE0 = 1), a DMA interrupt request is made to the CPU.

To perform a software WRITE to DEO, $\overline{\text{DWEO}}$ should be written with 0 during the same register WRITE access. Writing DEO to 0 disables channel 0 DMA. Writing DEO to 1 enables channel 0 DMA and automatically sets DMA Main Enable (DME) to 1. DEO is cleared to 0 during RESET.

DWE1: DE1 Bit Write Enable (**Bit 5**). When performing any software WRITE to DE1, this bit should be written with 0 during the same access. DWE1 always reads as 1.

DWEO: DEO Bit Write Enable (Bit 4). When performing any software WRITE to DEO, this bit should be written with 0 during the same access. DWEO always reads as 1.

DIE1: DMA Interrupt Enable Channel 1 (Bit 3). When DIE0 is set to 1, the termination channel 1 DMA transfer (indicated when DE1 = 0) causes a CPU interrupt request to be generated. When DIE0 = 0, the channel 0 DMA termination interrupt is disabled. DIE0 is cleared to 0 during RESET.

DIEO: DMA Interrupt Enable Channel 0 (Bit 2). When DIEO is set to 1, the termination channel 0 of DMA transfer (indicated when DEO = 0) causes a CPU interrupt request to be generated. When DIEO = 0, the channel 0 DMA termination interrupt is disabled. DIEO is cleared to 0 during RESET.

DME: DMA Main Enable (Bit 0). A DMA operation is only enabled when its DE bit (DEO for channel 0, DE1 for channel 1) and the DME bit is set to 1.

When NMI occurs, DME is reset to 0, thus disabling DMA activity during the NMI interrupt service routine. To restart DMA, DE- and/or DE1 should be written with a 1 (even if the contents are already 1). This condition automatically sets DME to 1, allowing DMA operations to continue.

Note: DME cannot be directly written. The bit is cleared to 0 by NMI or indirectly set to 1 by setting DEO and/or DE1 to 1. DME is cleared to 0 during RESET.




Figure 76. TRAP Timing—3rd Opcode Undefined

I/O CONTROL REGISTER

The I/O Control Register (ICR) allows relocation of the internal I/O addresses. ICR also controls the enabling and disabling of IOSTOP mode (Figure 83).




Figure 83. I/O Control Register (ICR: I/O Address = 3FH)

IOA7, 6: I/O Address Relocation (Bits 7,6). IOA7 and IOA6 relocate internal I/O as indicated in Figure 84.

Note: The high-order 8 bits of 16-bit internal I/O address are always 0. IOA7 and IOA6 are cleared to 0 during RESET.




Figure 84. I/O Address Relocation

IOSTP: IOSTOP Mode (Bit 5). IOSTOP mode is enabled when IOSTP is set to 1. Normal I/O operation resumes when IOSTP is reprogrammed or RESET to 0.

PRELIMINARY DS006002-ZMP0200