



Welcome to **E-XFL.COM** 

#### **Understanding Embedded - Microprocessors**

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

# **Applications of Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details	
Product Status	Obsolete
Core Processor	Z8S180
Number of Cores/Bus Width	1 Core, 8-Bit
Speed	10MHz
Co-Processors/DSP	-
RAM Controllers	DRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	-
SATA	-
USB	-
Voltage - I/O	5.0V
Operating Temperature	0°C ~ 70°C (TA)
Security Features	-
Package / Case	64-DIP (0.750", 19.05mm)
Supplier Device Package	64-DIP
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8s18010psg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **GENERAL DESCRIPTION** (Continued)

Power connections follow the conventional descriptions below:

Connection	Circuit	Device	
Power	V <sub>CC</sub>	V <sub>DD</sub>	
Ground	GND	V <sub>SS</sub>	




Figure 1. Z8S180/Z8L180 Functional Block Diagram




Figure 3. Z8S180/Z8L180 68-Pin PLCC Pin Configuration

Table 1. Z8S180/Z8L180 Pin Identification (Continued)

OFP     PLCC     DIP     Function     Secondary Function       13     19     17     A4       14     NC       15     20     18     A5       16     21     19     A6       17     22     20     A7       18     23     21     A8       19     24     22     A9	
14 NC   15 20 18 A5   16 21 19 A6   17 22 20 A7   18 23 21 A8	
15 20 18 A5   16 21 19 A6   17 22 20 A7   18 23 21 A8	
16 21 19 A6   17 22 20 A7   18 23 21 A8	
17 22 20 A7 18 23 21 A8	
18 23 21 A8	
19 24 22 A9	
20 25 23 A10	
21 26 24 A11	
22 NC	
23 NC	
24 27 25 A12	
25 28 26 A13	
26 29 27 A14	
27 30 28 A15	
28 31 29 A16	
29 32 30 A17	
30 NC	
31 33 31 A18 T <sub>OUT</sub> Bit 2 or Bit 3 of TCR	
32 34 32 V <sub>DD</sub>	
33 35 A19	
34 36 33 V <sub>SS</sub>	
35 37 34 D0	
36 38 35 D1	
37 39 36 D2	
38 40 37 D3	
39 41 38 D4	
40 42 39 D5	
41 43 40 D6	
42 NC	
43 NC	
44 44 41 D7	
45 45 42 <u>RTSO</u>	
46 46 43 <u>CTSO</u>	
47 47 44 <u>DCD0</u>	
48 48 45 TXA0	
49 49 46 RXA0	
50 50 47 CKAO DREQO Bit 3 or Bit 5 of DMODE	
51 NC	
52 51 48 TXA1	

Table 2. Pin Status During RESET, BUSACK, and SLEEP Modes

Pin Number and Package Type						Pin Status		
OED	DI OO	DID	Default	Secondary	DECET	DUG A OV	01 555	
QFP	PLCC	DIP	Function	Function	RESET	BUSACK	SLEEF	
1	9	8	NMI		IN	IN	IN	
2			NC					
3	10		NC					
4	10	9	INTO		IN	IN	IN	
5	11	10	ĪNT1		IN	IN	IN	
6	12	11	ĪNT2		IN	IN	IN	
7	13	12	ST		High	High	High	
8	14	13	AO		3T	3T	High	
9	15	14	A1		3T	3T	High	
10	16	15	A2		3T	3T	High	
11	17	16	A3		3T	3T	High	
12	18		V <sub>SS</sub>		$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	
13	19	17	A4		3T	3T	High	
14			NC					
15	20	18	A5		3T	3T	High	
16	21	19	A6		3T	3T	High	
17	22	20	Α7		3T	3T	High	
18	23	21	A8		3T	3T	High	
19	24	22	A9		3T	3T	High	
20	25	23	A10		3T	3T	High	
21	26	24	A11		3T	3T	High	
22			NC					
23			NC					
24	27	25	A12		3T	3T	High	
25	28	26	A13		3T	3T	High	
26	29	27	A14		3T	3T	High	
27	30	28	A15		3T	3T	High	
28	31	29	A16		3T	3T	High	
29	32	30	A17		3T	3T	High	
30			NC					
31	33	31	A18		3T	3T	High	
			T <sub>OUT</sub>		N/A	OUT	OUT	
32	34	32	$V_{DD}$		V <sub>DD</sub>	$V_{DD}$	V <sub>DD</sub>	
33	35		A19		3T	3T	High	
34	36	33	V <sub>SS</sub>		V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	
35	37	34	D0		3T	3T	3T	
36	38	35	D1		3T	3T	3T	
37	39	36	D2		3T	3T	3T	
38	40	37	D3		3T	3T	3T	

Table 2. Pin Status During RESET, BUSACK, and SLEEP Modes (Continued)

Pin Num	ber and Packa	ige Type	Pin Status				
QFP	PLCC	DIP	Default Function	Secondary Function	RESET	BUSACK	SLEEP
76	4	3	EXTAL		IN	IN	IN
77	5	4	WAIT		IN	IN	IN
78	6	5	BUSACK		High	OUT	OUT
79	7	6	BUSREQ		IN	IN	IN
80	8	7	RESET		IN	IN	IN

#### **ARCHITECTURE**

The Z180 combines a high-performance CPU core with a variety of system and I/O resources useful in a broad range of applications. The CPU core consists of five functional blocks: clock generator, bus state controller, Interrupt controller, memory management unit (MMU), and the central processing unit (CPU). The integrated I/O resources make up the remaining four functional blocks: direct memory access (DMA) control (2 channels), asynchronous serial communication interface (ASCI, 2 channels) programmable reload timers (PRT, 2 channels), and a clock serial I/O (CSI/O) channel.

**Clock Generator.** This logic generates a system clock from an external crystal or clock input. The external clock is divided by 2 or 1 and provides the timing for both internal and external devices.

**Bus State Controller.** This logic performs all of the status and bus-control activity associated with the CPU and some on-chip peripherals. Also includes wait-state timing, reset cycles, DRAM refresh, and DMA bus exchanges.

**Interrupt Controller.** This logic monitors and prioritizes the variety of internal and external interrupts and traps to provide the correct responses from the CPU. To maintain compatibility with the Z80 CPU, three different interrupts modes are supported.

Memory Management Unit. The MMU allows the user to map the memory used by the CPU (logically only 64KB) into the 1-MB addressing range supported by the Z8S180/Z8L180. The organization of the MMU object

code maintains compatibility with the Z80 CPU, while offering access to an extended memory space. Accomplished by using an effective common-area/banked-area scheme.

Central Processing Unit. The CPU is microcoded to provide a core that is object-code compatible with the Z80 CPU. It also provides a superset of the Z80 instruction set, including 8-bit multiplication. The core is modified to allow many of the instructions to execute in fewer clock cycles.

**DMA Controller.** The DMA controller provides high-speed transfers between memory and I/O devices. Transfer operations supported are memory-to-memory, memory to/from I/O, and I/O-to-I/O. Transfer modes supported are request, burst, and cycle steal. DMA transfers can access the full 1-MB address range with a block length up to 64 KB, and can cross over 64K boundaries.

#### Asynchronous Serial Communication Interface (ASCI).

The ASCI logic provides two individual full-duplex UARTs. Each channel includes a programmable baud rate generator and modem control signals. The ASCI channels can also support a multiprocessor communication format as well as break detection and generation

Programmable Reload Timers (PRT). This logic consists of two separate channels, each containing a 16-bit counter (timer) and count reload register. The time base for the counters is derived from the system clock (divided by 20) before reaching the counter. PRT channel 1 provides an optional output to allow for waveform generation.




Figure 5. Timer Initialization, Count Down, and Reload Timing





Figure 6. Timer Output Timing

Clocked Serial I/O (CSI/O). The CSI/O channel provides a half-duplex serial transmitter and receiver. This channel can be used for simple high-speed data connection to another microprocessor or microcomputer. TRDR is used for both CSI/O transmission and reception. Thus, the system design must ensure that the constraints of half-duplex operation are met (Transmit and Receive operation cannot occur simultaneously). For example, if a CSI/O transmission is attempted while the CSI/O is receiving data, a CSI/O does not work.

**Note:** TRDR is not buffered. Performing a CSI/O transmit while the previous transmission is still in progress causes the data to be immediately updated and corrupts the transmit operation. Similarly, reading TRDR while a transmit or receive is in progress should be avoided.

This condition provides a technique for synchronization with high-speed external events without incurring the latency imposed by an interrupt-response sequence. Figure 14 depicts the timing for exiting SLEEP mode due to an interrupt request.

**Note:** The Z8S180/Z8L180 takes about 1.5 clock ticks to restart.



**IOSTOP Mode.** IOSTOP mode is entered by setting the IOSTOP bit of the I/O Control Register (ICR) to 1. In this case, on-chip I/O (ASCI, CSI/O, PRT) stops operating. However, the CPU continues to operate. Recovery from IOSTOP mode is performed by resetting the IOSTOP bit in ICR to 0.

**SYSTEM STOP Mode.** SYSTEM STOP mode is the combination of SLEEP and IOSTOP modes. SYSTEM STOP mode is entered by setting the IOSTOP bit in ICR to 1 followed by execution of the SLP instruction. In this mode, onchip I/O and CPU stop operating, reducing power consumption, but the PHI output continues to operate. Recovery from SYSTEM STOP mode is the same as recovery from SLEEP mode except that internal I/O sources (disabled by IOSTOP) cannot generate a recovery interrupt.

**IDLE Mode.** Software puts the Z8S180/Z8L180 into this mode by performing the following actions:

- Set the IOSTOP bit (ICR5) to 1
- Set CCR6 to 0
- Set CCR3 to 1
- Execute the SLP instruction

The oscillator keeps operating but its output is blocked to all circuitry including the PHI pin. DRAM refresh and all

internal devices stop, but external interrupts can occur. Bus granting to external Masters can occur if the BREST bit in the CPU control Register (CCR5) was set to 1 before IDLE mode was entered.

The Z8S180/Z8L180 leaves IDLE mode in response to a Low on  $\overline{\text{RESET}}$ , an external interrupt request on  $\overline{\text{NMI}}$ , or an external interrupt request on  $\overline{\text{INT0}}$ ,  $\overline{\text{INT1}}$  or  $\overline{\text{INT2}}$  that is enabled in the INT/TRAP Control Register. As previously described for SLEEP mode, when the Z8S180/Z8L180 leaves IDLE mode due to an  $\overline{\text{NMI}}$ , or due to an enabled external interrupt request when the  $\overline{\text{IEF}}$  flag is 1 due to an EI instruction, the device starts by performing the interrupt with the return address of the instruction after the SLP instruction.

If an external interrupt enables the INT/TRAP control register while the IEF1 bit is 0, Z8S180/Z8L180 leaves IDLE mode; specifically, the processor restarts by executing the instructions following the SLP instruction.

Figure 15 indicates the timing for exiting IDLE mode due to an interrupt request.

**Note:** The Z8S180/Z8L180 takes about 9.5 clocks to restart.

ing the bus to an external Master during STANDBY mode, when the BREXT bit in the CPU Control Register (CCR5) is 1.

As described previously for SLEEP and IDLE modes, when the MPU leaves STANDBY mode due to NMI Low or an enabled INTO-INT2 Low when the IEF, flag is 1 due to an IE instruction, it starts by performing the interrupt with the return address being that of the instruction following the SLP instruction. If the Z8S180/Z8L180 leaves STANDBY mode due to an external interrupt request that's enabled in the INT/TRAP Control Register, but the IEF, bit is 0 due to

a DI instruction, the processor restarts by executing the instruction(s) following the SLP instruction. If INTO, or INT1 or INT2 goes inactive before the end of the clock stabilization delay, the Z8S180/Z8L180 stays in STANDBY mode.

Figure 17 indicates the timing for leaving STANDBY mode due to an interrupt request.

**Note:** The Z8S180/Z8L180 takes either 64 or 2<sup>17</sup> (131,072) clocks to restart, depending on the CCR3 bit.




Figure 17. Z8S180/Z8L180 STANDBY Mode Exit Due to External Interrupt

While the Z8S180/Z8L180 is in STANDBY mode, it grants the bus to an external Master if the BREXT bit (CCR5) is 1. Figure 18 indicates the timing of this sequence. The device takes 64 or  $2^{17}$  (131,072) clock cycles to grant the bus de-

pending on the CCR3 bit. The latter (not the QUICK RE-COVERY) case may be prohibitive for many demand-driven external Masters. If so, QUICK RECOVERY or IDLE mode can be used.

# TIMING DIAGRAMS (Continued)




Figure 27. Timer Output Timing




Figure 28. SLP Execution Cycle

**Bit 2 LNIO.** This bit controls the drive capability of certain external I/O pins of the Z8S180/Z8L180. When this bit is set to 1, the output drive capability of the following pins is reduced to 33 percent of the original drive capability:

RTS0	TxS
CKA1/TENDO	CKA0/DREQ0
TXA0	TXA1
TENDi	CKS

**Bit 1 LNCPUCTL.** This bit controls the drive capability of the CPU Control pins. When this bit is set to 1, the output drive capability of the following pins is reduced to 33 percent of the original drive capability:

BUSACK	RD
WR	M1
MREQ	ĪORQ
RFSH	HALT
Е	TEST
ST	

**Bit O LNAD/DATA.** This bit controls the drive capability of the Address/Data bus output drivers. If this bit is set to 1, the output drive capability of the Address and Data bus outputs is reduced to 33 percent of its original drive capability.

#### **ASCI REGISTER DESCRIPTION**




Figure 32. ASCI Block Diagram

ASCI Transmit Shift Register 0,1. When the ASCI Transmit Shift Register (TSR) receives data from the ASCI Transmit Data Register (TDR), the data is shifted out to the TXA pin. When transmission is completed, the next byte (if available) is automatically loaded from TDR into TSR and the next transmission starts. If no data is available for trans-

mission, TSR idles by outputting a continuous High level. This register is not program-accessible

ASCI Transmit Data Register 0,1 (TDR0, 1: I/O address = 06H, 07H). Data written to the ASCI Transmit Data Register is transferred to the TSR as soon as TSR is empty. Data can be written while TSR is shifting out the previous byte of data. Thus, the ASCI transmitter is double buffered.

## **ASCI CHANNEL CONTROL REGISTER A (Continued)**

vious contents of TDRE are held. TE is cleared to 0 in IOSTOP mode during RESET.

RTSO: Request to Send Channel 0 (Bit 4 in CNTLAO Only). If bit 4 of the System Configuration Register is 0, the RTSO/TXS pin exhibits the RTSO function. RTSO allows the ASCI to control (start/stop) another communication devices transmission (for example, by connecting to that device's CTS input). RTSO is essentially a 1-bit output port, having no side effects on other ASCI registers or flags.

Bit 4 in CNTLA1 is used.

$$CKA1D = 1, CKA1/\overline{TENDO} pin = \overline{TENDO}$$

$$CKA1D = 0$$
,  $CKA1/\overline{TEND0}$  pin =  $CKA1$ 

These bits are cleared to 0 on reset.

MPBR/EFR: Multiprocessor Bit Receive/Error Flag Reset (Bit 3). When multiprocessor mode is enabled (MP in CNTLB = 1), MPBR, when read, contains the value of the MPB bit for the most recent receive operation. When written to 0, the EFR function is selected to reset all error flags (OVRN, FE, PE and BRK in the ASEXT Register) to 0. MPBR/EFR is undefined during RESET.

MOD2, 1, 0: ASCI Data Format Mode 2,1,0 (bits 2-0).

These bits program the ASCI data format as follows.

#### MOD2

- $= 0 \rightarrow 7$  bit data
- = 1→8 bit data

#### MOD1

- = 0→No parity
- = 1→Parity enabled

#### MOD0

- $= 0 \rightarrow 1$  stop bit
- $= 1 \rightarrow 2$  stop bits

The data formats available based on all combinations of MOD2, MOD1, and MOD0 are indicated in Table 9.

Table 9. Data Formats

MOD2	MOD1	MOD0	Data Format
0	0	0	Start + 7 bit data + 1 stop
0	0	1	Start + 7 bit data + 2 stop
0	1	0	Start + 7 bit data + parity + 1 stop
0	1	1	Start + 7 bit data + parity + 2 stop
1	0	0	Start + 8 bit data + 1 stop
1	0	1	Start + 8 bit data + 2 stop
1	1	0	Start + 8 bit data + parity + 1 stop
1	1	1	Start + 8 bit data + parity + 2 stop

never both set to 1 at the same time. TE is cleared to 0 during RESET and IOSTOP mode.

SS2, 1, 0: Speed Select 2, 1, 0 (Bits 2–0). SS2, SS1 and SS0 select the CSI/O transmit/receive clock source and speed. SS2, SS1 and SS0 are all set to 1 during RESET. Table 11 indicates CSI/O Baud Rate Selection.

Table 11. CSI/O Baud Rate Selection

SS2	SS1	SS0	Divide Ratio
0	0	0	÷20
0	0	1	÷40
0	1	0	÷80
0	1	1	÷160
1	0	0	÷320
1	0	1	÷640
1	1	0	÷1280
1	1	1	External Clock Input (Less Than ÷20)

After  $\overline{\text{RESET}}$ , the CKS pin is configured as an external clock input (SS2, SS1, SS0 = 1). Changing these values causes CKS to become an output pin and the selected clock is output when transmit or receive operations are enabled.

# CSI/O Transmit/Receive Data Register

#### Mnemonic TRDR Address 0BH




Figure 41. CSI/O Transmit/Receive Data Register

# Timer Data Register Channel 0 Low Mnemonic TMDR0L Address 0CH




Figure 42. Timer Register Channel 0 Low

# **Timer Data Register Channel 0H**

# Mnemonic TMDR0H Address 0DH




Figure 43. Timer Data Register Channel 0 High

## **Timer Reload Register Channel 0 Low**

Mnemonic RLDR0L Address 0EH




Figure 44. Timer Reload Register Low

## **Timer Reload Register Channel 0 High**

Mnemonic RLDR0H Address 0FH




Figure 45. Timer Reload Register Channel 0 High

# ASCI EXTENSION CONTROL REGISTER CHANNEL 0 AND CHANNEL 1 (Continued)

# **Timer Data Register Channel 1 Low**

Mnemonic TMDR1L Address 14H




Figure 48. Timer Data Register 1 Low

# **Timer Reload Register Channel 1 High**

Mnemonic RLDR1H Address 17H




Figure 51. Timer Reload Register Channel 1 High

# **Timer Data Register Channel 1 High**

Mnemonic TMDR1H Address 15H




Figure 49. Timer Data Register 1 High

# Free Running Counter (Read Only)

Mnemonic FRC Address 18H




Figure 52. Free Running Counter

# **Timer Reload Register Channel 1 Low**

Mnemonic RLDR1L Address 16




Figure 50. Timer Reload Channel 1 Low

## **ASCI TIME CONSTANT REGISTERS**

If the SS2-0 bits of the CNTLB register are not 111, and the BRG mode bit in the ASEXT register is 1, the ASCI divides the PHI clock by two times the registers' 16-bit value, plus two. As a result, the clock is presented to the transmitter and receiver for division by 1, 16, or 64, and is output on the CKA pin.

If the SS2-0 bits in an ASCI CNTLB register are not 111, and the BRG mode bit in its Extension Control Register is 1, its *new* baud rate generator divides PHI for serial clocking, as follows:

bits/second = 
$$f_{PHI}/(2*(TC+2) \times sampling rate)$$

where TC is the 16-bit value programmed into the ASCI Time Constant High and Low registers. If the ASCI multiplexed CKA pin is selected for the CKA function, it outputs the clock before the final division by the sampling rate, as follows:

$$f_{CKAout} = f_{PHI}/(2*(TC+2))$$

Find the TC value for a particular serial bit rate as follows:

 $TC = (f_{PHI}/(2 \text{ x bits/second x sampling rate})) - 2$ 




Figure 53. ASCI Time Constant Registers

#### DMA BYTE COUNT REGISTER CHANNEL 0

The DMA Byte Count Register Channel 0 specifies the number of bytes to be transferred. This register contains 16 bits and may specify up to 64-KB transfers. When one byte is transferred, the register is decremented by one. If n bytes should be transferred, n must be stored before the DMA operation.

**Note:** All DMA Count Register channels are undefined during RESET.

# **DMA Byte Count Register Channel 0 Low**

Mnemonic BCR0L Address 26H



Figure 61. DMA Byte Count Register 0 Low

# **DMA Byte Count Register Channel 0 High**

Mnemonic BCR0H Address 27H



Figure 62. DMA Byte Count Register 0 High

# **DMA Byte Count Register Channel 1 Low**

Mnemonic BCR1L Address 2EH



Figure 63. DMA Byte Count Register 1 Low

# **DMA Byte Count Register Channel 1 High**

Mnemonic BCR1H Address 2FH



Figure 64. DMA Byte Count Register 1 High

All TRAPs occur after fetching an undefined second opcode byte following one of the prefix opcodes (CBH, DDH, EDH, or FDH) or after fetching an undefined third opcode byte following one of the double-prefix opcodes (DDCBH or FDCBH).

The state of the Undefined Fetch Object (UFO) bit in ITC allows TRAP software to correctly *adjust* the stacked PC, depending on whether the second or third byte of the opcode generated the TRAP. If UFO = 0, the starting address of the invalid instruction is the stacked PC-1. If UFO = 1, the starting address of the invalid instruction is equal to the stacked PC-2.




Figure 75. TRAP Timing - 2<sup>nd</sup> Opcode Undefined

#### REFRESH CONTROL REGISTER

## Mnemonic RCR Address 36H




Figure 77. Refresh Control Register (RCR: I/O Address = 36H)

The Refresh Control Register (RCR) specifies the interval and length of refresh cycles, while enabling or disabling the refresh function.

**REFE:** Refresh Enable (Bit 7). REFE = 0 disables the refresh controller, while REFE = 1 enables refresh cycle insertion. REFE is set to 1 during RESET.

**REFW:** Refresh Wait (Bit 6). REFW = 0 causes the refresh cycle to be two clocks in duration. REFW = 1 causes the refresh cycle to be three clocks in duration by adding a refresh wait cycle (TRW). REFW is set to 1 during RESET.

**CYC1, 0: Cycle Interval (Bit 1,0).** CYC1 and CYC0 specify the interval (in clock cycles) between refresh cycles. When dynamic RAM requires 128 refresh cycles every 2 ms (or 256 cycles in every 4 ms), the required refresh interval is less than or equal to 15.625 μs. Thus, the underlined values indicate the best refresh interval depending on CPU clock frequency. CYC0 and CYC1 are cleared to 0 during RESET (see Table 18).

Table 18. DRAM Refresh Intervals

			Time Interval				
CYC1	CYC0	Insertion Interval	PHI: 10 MHz	8 MHz	6 MHz	4 MHz	2.5 MHz
0	0	10 states	(1.0 <i>µ</i> s)*	(1.25 <i>µ</i> s)*	1.66 <i>μ</i> s	2.5 <i>µ</i> s	4.0 <i>μ</i> s
0	1	20 states	(2.0 µs)*	(2.5 <i>μ</i> s)*	3.3 <i>μ</i> s	5.0 <i>μ</i> s	8.0 <i>μ</i> s
1	0	40 states	(4.0 μs)*	(5.0 <i>μ</i> s)*	6.6 <i>μ</i> s	10.0 <i>μ</i> s	16.0 <i>μ</i> s
1	1	80 states	(8.0 µs)*	(10.0 µs)*	13.3 <i>μ</i> s	20.0 μs	32.0 <i>μ</i> s

Note: \*calculated interval.

Refresh Control and Reset. After RESET, based on the initialized value of RCR, refresh cycles occur with an interval of 10 clock cycles and be 3 clock cycles in duration.

#### **Dynamic RAM Refresh Operation**

- 1. Refresh Cycle insertion is stopped when the CPU is in the following states:
  - a. During RESET
  - b. When the bus is released in response to BUSREQ
  - c. During SLEEP mode
  - d. During  $\overline{WAIT}$  states
- 2. Refresh cycles are suppressed when the bus is released in response to BUSREQ. However, the refresh timer continues to operate. The time at which the first refresh cycle occurs after the Z8S180/Z8L180 reacquires the bus depends on the refresh timer. This cycle offers no timing relationship with the bus exchange.
- 3. Refresh cycles are suppressed during SLEEP mode. If a refresh cycle is requested during SLEEP mode, the refresh cycle request is internally latched (until replaced with the next refresh request). The latched refresh cycle is inserted at the end of the first machine cycle after SLEEP mode is exited. After this initial cycle, the time at which the next refresh cycle occurs depends on the refresh time and offers no relationship with the exit from SLEEP mode.
- 4. The refresh address is incremented by one for each successful refresh cycle, not for each refresh. Thus, independent of the number of missed refresh requests, each refresh bus cycle uses a refresh address incremented by one from that of the previous refresh bus cycles.

# **PACKAGE INFORMATION**




Figure 85. 64-Pin DIP Package Diagram




Figure 86. 80-Pin QFP Package Diagram