

Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of Embedded - Microprocessors

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

| Core Processor | Z8S180 |
|---------------------------|-----------|
| Number of Cores/Bus Width | 1 Core, 8 |
| Speed | 20MHz |
| Co-Processors/DSP | - |
| RAM Controllers | DRAM |
| Graphics Acceleration | No |

| COLE FLOCESSO | 203100 | |
|---------------------------------|--|--|
| Number of Cores/Bus Width | 1 Core, 8-Bit | |
| Speed | 20MHz | |
| Co-Processors/DSP | - | |
| RAM Controllers | DRAM | |
| Graphics Acceleration | No | |
| Display & Interface Controllers | - | |
| Ethernet | - | |
| SATA | - | |
| USB | - | |
| Voltage - I/O | 5.0V | |
| Operating Temperature | -40°C ~ 100°C (TA) | |
| Security Features | - | |
| Package / Case | 80-BQFP | |
| Supplier Device Package | 80-QFP | |
| Purchase URL | https://www.e-xfl.com/product-detail/zilog/z8s18020fec1960tr | |
| | | |

Obsolete

Email: info@E-XFL.COM

Details

Product Status

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 2. Pin Status During RESET, BUSACK, and SLEEP Modes

| Pin Num | ber and Packa | ige Type | | | | Pin Status | |
|---------|---------------|----------|---------------------|-----------------------|-----------------|-----------------|-----------------|
| QFP | PLCC | DIP | Default Function | Secondary Function | RESET | BUSACK | SLEEI |
| 1 | 9 | 8 | NMI | | IN | IN | IN |
| 2 | | | NC | | | | |
| 3 | | | NC | | | | |
| 4 | 10 | 9 | INTO | | IN | IN | IN |
| 5 | 11 | 10 | INT1 | | IN | IN | IN |
| 6 | 12 | 11 | INT2 | | IN | IN | IN |
| 7 | 13 | 12 | ST | | High | High | High |
| 8 | 14 | 13 | A0 | | 3T | 3Т | High |
| 9 | 15 | 14 | A1 | | 3T | 3Т | High |
| 10 | 16 | 15 | A2 | | 3T | 3Т | High |
| 11 | 17 | 16 | A3 | | ЗT | 3Т | High |
| 12 | 18 | | V _{SS} | | V _{SS} | V _{SS} | V _{SS} |
| 13 | 19 | 17 | A4 | | 3T | 3Т | High |
| 14 | | | NC | | | | |
| 15 | 20 | 18 | A5 | | 3T | 3T | High |
| 16 | 21 | 19 | A6 | | 3T | 3T | High |
| 17 | 22 | 20 | A7 | | 3T | 3T | High |
| 18 | 23 | 21 | A8 | | 3T | 3T | High |
| 19 | 24 | 22 | A9 | | 3T | 3T | High |
| 20 | 25 | 23 | A10 | | 3T | 3T | High |
| 21 | 26 | 24 | A11 | | 3T | 3T | High |
| 22 | | | NC | | | | |
| 23 | | | NC | | | | |
| 24 | 27 | 25 | A12 | | 3T | 3Т | High |
| 25 | 28 | 26 | A13 | | 3T | 3Т | High |
| 26 | 29 | 27 | A14 | | ЗT | 3Т | High |
| 27 | 30 | 28 | A15 | | ЗT | 3Т | High |
| 28 | 31 | 29 | A16 | | 3T | 3Т | High |
| 29 | 32 | 30 | A17 | | 3T | 3Т | High |
| 30 | | | NC | | | | |
| 31 | 33 | 31 | A18 | | 3T | 3T | High |
| | | | T _{OUT} | | N/A | OUT | OUT |
| 32 | 34 | 32 | V _{DD} | | V _{DD} | V _{DD} | V _{DD} |
| 33 | 35 | | A19 | | 3T | 3Т | High |
| 34 | 36 | 33 | V _{SS} | | V _{SS} | V _{SS} | V _{SS} |
| 35 | 37 | 34 | DO | | 35 3T | 3T | 30 3T |
| 36 | 38 | 35 | D1 | | 3T | 3T | 3T |
| 37 | 39 | 36 | D2 | | 3T | 3T | 3T |
| 38 | 40 | 37 | D3 | | 3T | 3T | 3T |

Pin Number and Package Type **Pin Status** Default Secondary QFP PLCC DIP Function Function RESET BUSACK SLEEP D4 39 41 38 3T 3T 3T 40 42 39 D5 ЗT 3T ЗT 41 43 40 D6 ЗT ЗT ЗT 42 NC NC 43 D7 44 ЗT ЗT ЗT 44 41 45 45 42 **RTSO** OUT High High 46 46 43 CTS0 OUT IN IN DCD0 47 47 44 IN IN IN OUT OUT 48 48 45 TXA0 High 49 49 46 RXA0 IN IN IN 47 ЗT I/O I/O 50 50 CKA0 **DREQ0** N/A IN IN 51 NC 52 51 48 TXA1 OUT OUT High 52 TEST 53 53 49 RXA1 IN IN IN 54 I/O I/O 55 54 50 CKA1 ЗT **TENDO** N/A High High TXS OUT OUT 56 55 51 High 57 56 52 RXS IN IN IN CTS1 N/A IN IN 58 57 53 CKS 3T I/O I/O 58 54 DREQ1 IN ЗT IN 59 60 59 55 TEND1 OUT High High HALT 60 56 High 61 High Low 62 NC NC 63 RFSH 57 OUT 64 61 High High 58 IORQ 3T 65 62 High High 66 63 59 MREQ High ЗT High 67 64 Е Low OUT 60 OUT M1 68 65 61 High High High WR 69 66 62 3T High High 70 67 63 RD ЗT High High 71 68 64 PHI OUT OUT OUT V_{SS} 72 1 1 GND GND GND 73 2 GND V_{SS} GND GND 3 74 **XTAL** OUT OUT 2 OUT NC 75

Table 2. Pin Status During RESET, BUSACK, and SLEEP Modes (Continued)

ARCHITECTURE

The Z180 combines a high-performance CPU core with a variety of system and I/O resources useful in a broad range of applications. The CPU core consists of five functional blocks: clock generator, bus state controller, Interrupt controller, memory management unit (MMU), and the central processing unit (CPU). The integrated I/O resources make up the remaining four functional blocks: direct memory access (DMA) control (2 channels), asynchronous serial communication interface (ASCI, 2 channels) programmable reload timers (PRT, 2 channels), and a clock serial I/O (CSI/O) channel.

Clock Generator. This logic generates a system clock from an external crystal or clock input. The external clock is divided by 2 or 1 and provides the timing for both internal and external devices.

Bus State Controller. This logic performs all of the status and bus-control activity associated with the CPU and some on-chip peripherals. Also includes wait-state timing, reset cycles, DRAM refresh, and DMA bus exchanges.

Interrupt Controller. This logic monitors and prioritizes the variety of internal and external interrupts and traps to provide the correct responses from the CPU. To maintain compatibility with the Z80 CPU, three different interrupts modes are supported.

Memory Management Unit. The MMU allows the user to map the memory used by the CPU (logically only 64KB) into the 1-MB addressing range supported by the Z8S180/Z8L180. The organization of the MMU object

Central Processing Unit. The CPU is microcoded to provide a core that is object-code compatible with the Z80 CPU. It also provides a superset of the Z80 instruction set, including 8-bit multiplication. The core is modified to allow many of the instructions to execute in fewer clock cycles.

DMA Controller. The DMA controller provides highspeed transfers between memory and I/O devices. Transfer operations supported are memory-to-memory, memory to/from I/O, and I/O-to-I/O. Transfer modes supported are request, burst, and cycle steal. DMA transfers can access the full 1-MB address range with a block length up to 64 KB, and can cross over 64K boundaries.

Asynchronous Serial Communication Interface (ASCI).

The ASCI logic provides two individual full-duplex UARTs. Each channel includes a programmable baud rate generator and modem control signals. The ASCI channels can also support a multiprocessor communication format as well as break detection and generation

Programmable Reload Timers (PRT). This logic consists of two separate channels, each containing a 16-bit counter (timer) and count reload register. The time base for the counters is derived from the system clock (divided by 20) before reaching the counter. PRT channel 1 provides an optional output to allow for waveform generation.

| Machine Cycle | States | Address | Data | RD | WR | MREQ | IORQ | <u>Μ1</u> Μ1Ε= 1 | M1 M1E= 0 | HALT | ST |
|------------------|----------------|------------|---------|----|----|------|------|------------------------|-----------------|------|----|
| 1 | T1-T3 | 1st Opcode | EDH | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 |
| 2 | T1-T3 | 2nd Opcode | 4DH | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 |
| | Ti | NA | 3-state | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | Ti | NA | 3-state | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | Ti | NA | 3-state | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 3 | T1-T3 | 1st Opcode | EDH | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |
| | Ti | NA | 3-state | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 4 | T1 - T3 | 2nd Opcode | 4DH | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| 5 | T1-T3 | SP | Data | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 6 | T1 - T3 | SP + 1 | Data | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |

Table 5. RETI Control Signal States

M1TE (**M1 Temporary Enable**). This bit controls the temporary assertion of the $\overline{M1}$ signal. It is always read back as a 1 and is set to 1 during RESET.

When M1E is set to 0 to accommodate certain external Z80 peripheral(s), those same device(s) may require a pulse on $\overline{M1}$ after programming certain of their registers to complete the function being programmed.

For example, when a control word is written to the Z80 PIO to enable interrupts, no enable actually takes place until the PIO sees an active $\overline{M1}$ signal. When $\overline{M1TE} = 1$, there is no change in the operation of the $\overline{M1}$ signal, and M1E controls its function. When $\overline{M1TE} = 0$, the $\overline{M1}$ output is asserted during the next opcode fetch cycle regardless of the state programmed into the M1E bit. This condition is only momentary (one time) and it is not necessary to preprogram a 1 to disable the function (see Figure 10).




Figure 10. M1 Temporary Enable Timing

IOC (I/O Compatibility). This bit controls the timing of the \overline{IORQ} and \overline{RD} signals. The bit is set to 1 by RESET.

When $\overline{\text{IOC}} = 1$, the $\overline{\text{IORQ}}$ and $\overline{\text{RD}}$ signals function the same as the Z64180 (Figure 11).




Figure 18. Bus Granting to External Master During STANDBY Mode

STANDARD TEST CONDITIONS

The following standard test conditions_apply to <u>DC Characteristics</u>, unless otherwise noted. All voltages are referenced to V_{SS} (0V). Positive current flows into the referenced pin.

All AC parameters assume a load capacitance of 100 pF. Add a 10-ns delay for each 50-pF increase in load up to a maximum of 200 pF for the data bus and 100 pF for the address and control lines. AC timing measurements are referenced to V_{OL} MAX or V_{OL} MIN as indicated in Figures 20 through 30 (except for CLOCK, which is referenced to the 10% and 90% points). Ordering Information lists temperature ranges and product numbers. Find package drawings in Package Information.




Figure 19. AC Parameter Test Circuit

ABSOLUTE MAXIMUM RATINGS

| ltem | Symbol | Value | Unit |
|-----------------------|------------------|--------------------------|------|
| Supply Voltage | V _{DD} | -0.3 ~ +7.0 | V |
| Input Voltage | $V_{ N }$ | $-0.3 \sim V_{cc} + 0.3$ | V |
| Operating Temperature | T _{OPR} | 0 ~ 70 | °C |
| Extended Temperature | T _{EXT} | -40 ~ 85 | °C |
| Storage Temperature | T _{STG} | -55 ~ +150 | °C |

Note: Permanent damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability.

DC CHARACTERISTICS-Z8S180


| Table 6. | Z8S1 | 80 DC (| Charact | eristics |
|----------|------|---------|------------|----------|
| V_{DD} | = 5V | ±10%; | $V_{SS} =$ | 0V |

| Symbol | ltem | Condition | Min | Тур | Max | Unit |
|------------------------------|---|--|----------------------|-----|-------------------------|------|
| V _{IH1} | Input H Voltage RESET, EXTAL, NMI | | V _{DD} -0.6 | _ | V _{DD} +0.3 | V |
| V _{IH2} | Input H Voltage Except RESET, EXTAL, NMI | | 2.0 | _ | V _{DD} +0.3 | V |
| V _{IH3} | Input H Voltage CKS, CKA0, CKA1 | | 2.4 | — | V _{DD} +0.3 | V |
| V _{IL1} | Input L Voltage RESET, EXTAL, NMI | | -0.3 | _ | 0.6 | V |
| V _{IL2} | Input L Voltage Except RESET, EXTAL, NMI | | -0.3 | _ | 0.8 | V |
| V _{OH} | Outputs H Voltage | I _{OH} = -200 μA | 2.4 | _ | _ | V |
| | All outputs | $I_{OH} = -20 \ \mu A$ | V _{DD} –1.2 | | _ | |
| V _{OL} | Outputs L Voltage All outputs | $I_{OL} = 2.2 \text{ mA}$ | _ | _ | 0.45 | V |
| I _{IL} | Input Leakage Current All Inputs Except XTAL, EXTAL | $V_{\rm IN} = 0.5 \sim V_{\rm DD} - 0.5$ | - | _ | 1.0 | μA |
| I _{TL} | Three State Leakage Current | $V_{IN} = 0.5 \sim V_{DD} - 0.5$ | _ | _ | 1.0 | μA |
| I _{DD} ¹ | Power Dissipation | F = 10 MHz | — | 25 | 60 | mA |
| | (Normal Operation) | 20 | | 30 | 50 | |
| | | 33 | | 60 | 100 | |
| | Power Dissipation | F = 10 MHz | _ | 2 | 5 | |
| | (SYSTEM STOP mode) | 20 | | 3 | 6 | |
| | | 33 | | 5 | 9 | |
| C _P | Pin Capacitance | $V_{ N} = O_V, f = 1 MHz$ $T_A = 25^{\circ}C$ | — | _ | 12 | pF |

| | | | Z8S180- | —20 MHz | Z8S180- | –33 MHz | |
|--------|------------------|---------------------------------------|---------|---------|---------|---------|------|
| Number | Symbol | Item | Min | Max | Min | Max | Unit |
| 63 | t _{REH} | RESET Hold Time from PHI Fall | 25 | _ | 15 | _ | ns |
| 64 | t _{osc} | Oscillator Stabilization Time | _ | 20 | _ | 20 | ns |
| 65 | t _{EXR} | External Clock Rise Time (EXTAL) | _ | 5 | | 5 | ns |
| 66 | t _{EXF} | External Clock Fall Time (EXTAL) | _ | 5 | _ | 5 | ns |
| 67 | t _{RR} | RESET Rise Time | — | 50 | | 50 | ms |
| 68 | t _{RF} | RESET Fall Time | — | 50 | | 50 | ms |
| 69 | t _{IR} | Input Rise Time (except EXTAL, RESET) | _ | 50 | | 50 | ns |
| 70 | t _{IF} | Input Fall Time (except EXTAL, RESET) | — | 50 | — | 50 | ns |

Table 8. Z8S180 AC Characteristics (Continued) $V_{DD} = 5V \pm 10\%$ or $V_{DD} = 3.3V \pm 10\%$; 33-MHz Characteristics Apply Only to 5V Operation

TIMING DIAGRAMS (Continued)



Notes:

 $^{*}T_{\text{DRQS}}$ and T_{DRQH} are specified for the rising edge of the clock followed by $T_{3}.$

 $^{*\,*}T_{DRQS}$ and T_{DRQH} are specified for the rising edge of the clock.

Figure 23. DMA Control Signals

Data can be written into and read from the ASCI Transmit Data Register. If data is read from the ASCI Transmit Data Register, the ASCI data transmit operation is not affected by this READ operation.

ASCI Receive Shift Register 0,1 (RSR0,1). This register receives data shifted in on the RXA pin. When full, data is automatically transferred to the ASCI Receive Data Register (RDR) if it is empty. If RSR is not empty when the next incoming data byte is shifted in, an overrun error occurs. This register is not program accessible.

ASCI Receive Data FIFO 0,1 (RDR0, 1:I/O Address = **08H**, **09H**). The ASCI Receive Data Register is a read-only register. When a complete incoming data byte is assembled in RSR, it is automatically transferred to the 4 character Receive Data First-In First-Out (FIFO) memory. The oldest character in the FIFO (if any) can be read from the Receive Data Register (RDR). The next incoming data byte can be shifted into RSR while the FIFO is full. Thus, the ASCI receiver is well buffered.

ASCI STATUS FIFO

This four-entry FIFO contains Parity Error, Framing Error, Rx Overrun, and Break status bits associated with each character in the receive data FIFO. The status of the oldest character (if any) can be read from the ASCI status registers.

ASCI CHANNEL CONTROL REGISTER A




Figure 33. ASCI Channel Control Register A

MPE: Multi-Processor Mode Enable (Bit 7). The ASCI features a multiprocessor communication mode that utilizes an extra data bit for selective communication when a number of processors share a common serial bus. Multiprocessor data format is selected when the MP bit in CNTLB is set to 1. If multiprocessor mode is not selected (MP bit in CNTLB = 0), MPE has no effect. If multiprocessor mode is selected, MPE enables or disables the wake-up feature as follows. If MBE is set to 1, only received bytes in which the multiprocessor bit (MPB) = 1 can affect the RDRF and error flags. Effectively, other bytes (with MPB = 0) are *ignored* by the ASCI. If MPE is reset to 0, all bytes, regardless of

the state of the MPB data bit, affect the REDR and error flags. MPE is cleared to 0 during RESET.

RE: Receiver Enable (Bit 6). When RE is set to 1, the ASCI transmitter is enabled. When TE is reset to 0, the transmitter is disables and any transmit operation in progress is interrupted. However, the TDRE flag is not reset and the previous contents of TDRE are held. TE is cleared to 0 in IOSTOP mode during RESET.

TE: Transmitter Enable (Bit 5). When TE is set to 1, the ASCI receiver is enabled. When \overline{TE} is reset to 0, the transmitter is disabled and any transmit operation in progress is interrupted. However, the TDRE flag is not reset and the pre-

ASCI RECEIVE REGISTER

Register addresses 08H and 09H hold the ASCI receive data for channel 0 and channel 1, respectively.

ASCI Receive Register Channel 0

Mnemonic RDR0 Address 08H




Figure 38. ASCI Receive Register Channel 0

ASCI Receive Register Channel 1

Mnemonic RDR1 Address 09H




Figure 39. ASCI Receive Register Channel 1

CSI/O CONTROL/STATUS REGISTER

The CSI/O Control/Status Register (CNTR) is used to monitor CSI/O status, enable and disable the CSI/O, enable and disable interrupt generation, and select the data clock speed and source.




Figure 40. CSI/O Control Register (CNTR: I/O Address = 000AH)

EF: End Flag (Bit 7). EF is set to 1 by the CSI/O to indicate completion of an 8-bit data transmit or receive operation. If End Interrupt Enable (EIE) bit = 1 when EF is set to 1, a CPU interrupt request is generated. Program access of TRDR only occurs if EF = 1. The CSI/O clears EF to 0 when TRDR is read or written. EF is cleared to 0 during RESET and IOSTOP mode.

EIE: End Interrupt Enable (Bit 6). EIE is set to 1 to generate a CPU interrupt request. The interrupt request is inhibited if EIE is reset to 0. EIE is cleared to 0 during RESET.

RE: Receive Enable (Bit 5). A CSI/O receive operation is started by setting RE to 1. When RE is set to 1, the data clock is enabled. In internal clock mode, the data clock is output from the CKS pin. In external clock mode, the clock is input on the CKS pin. In either case, data is shifted in on the RXS

pin in synchronization with the (internal or external) data clock. After receiving 8 bits of data, the CSI/O automatically clears RE to 0, EF is set to 1, and an interrupt (if enabled by EIE = 1) is generated. RE and TE are never both set to 1 at the same time. RE is cleared to 0 during RESET and IOSTOP mode.

TE: Transmit Enable (Bit 4). A CSI/O transmit operation is started by setting TE to 1. When TE is set to 1, the data clock is enabled. When in internal clock mode, the data clock is output from the CKS pin. In external clock mode, the clock is input on the CKS pin. In either case, data is shifted out on the TXS pin synchronous with the (internal or external) data clock. After transmitting 8 bits of data, the CSI/O automatically clears TE to 0, sets EF to 1, and requests an interrupt if enabled by EIE = 1. TE and RE are The ASCI Extension Control Registers (ASEXTO and ASEXT1) control functions that have been added to the

ASCIs in the Z8S180/Z8L180 family. All bits in this register reset to 0.



DCD0 Disable (Bit 6, ASCIO Only). If this bit is 0, then the $\overline{\text{DCD0}}$ pin auto-enables the ASCIO receiver, such that when the pin is negated/High, the Receiver is held in a RE-SET state. If this bit is 1, the state of the $\overline{\text{DCD}}$ -pin has no effect on receiver operation. In either state of this bit, software can read the state of the $\overline{\text{DCD0}}$ pin in the STATO register, and the receiver interrupts on a rising edge of $\overline{\text{DCD0}}$.

CTSO Disable (Bit 5, ASCIO Only). If this bit is 0, then the $\overline{\text{CTSO}}$ pin auto-enables the ASCIO transmitter, in that when the pin is negated/High, the TDRE bit in the STATO register is forced to 0. If this bit is 1, the state of the $\overline{\text{CTSO}}$ pin has no effect on the transmitter. Regardless of the state of this bit, software can read the state of the $\overline{\text{CTSO}}$ pin the CNTLBO register.

X1 (Bit 4). If this bit is 1, the clock from the Baud Rate Generator or CKA pin is taken as a 1X-bit clock (sometimes called *isochronous mode*). In this mode, receive data on the RXA pin must be synchronized to the clock on the CKA pin, regardless of whether CKA is an input or an output. If this bit is 0, the clock from the Baud Rate Generator or CKA pin is divided by 16 or 64 per the DR bit in the CNTLB register, to obtain the actual bit rate. In this mode, receive data on the RXA pin is not required to be synchronized to a clock.

BRG Mode (Bit 3). If the SS2–0 bits in the CNTLB register are not 111, and this bit is 0, the ASCI Baud Rate Generator

divides PHI by 10 or 30, depending on the PS bit in CNTLB, and factored by a power of two (selected by the SS2–0 bits), to obtain the clock that is presented to the transmitter and receiver and output on the CKA pin. If SS2–0 are not 111, and this bit is 1, the Baud Rate Generator divides PHI by twice the sum of the 16-bit value (programmed into the Time Constant registers) and 2. This mode is identical to the operation of the baud rate generator in the ESCC.

Break Enable (Bit 2). If this bit is 1, the receiver detects BREAK conditions and report them in bit 1, and the transmitter sends BREAKs under the control of bit 0.

Break Detect (Bit 1). The receiver sets this read-only bit to 1 when an all-zero character with a Framing Error becomes the oldest character in the Rx FIFO. The bit is cleared when software writes a 0 to the EFR bit in CNTLA register, also by RESET, by IOSTOP mode, and for ASCIO, if the DCDO pin is auto-enabled and is negated (High).

Send Break (Bit 0). If this bit and bit 2 are both 1, the transmitter holds the TXA pin Low to send a BREAK condition. The duration of the BREAK is under software control (one of the PRTs or CTCs can be used to time it). This bit resets to 0, in which state TXA carries the serial output of the transmitter.

CLOCK MULTIPLIER REGISTER

(Z180 MPU Address 1EH)




Figure 54. Clock Multiplier Register

Bit 7. X2 Clock Multiplier Mode. When this bit is set to 1, the programmer can double the internal clock speed from the speed of the external clock. This feature only operates effectively with frequencies of 10-16 MHz (20-32 MHz internal). When this bit is set to 0, the Z8S180/Z8L180 device operates in normal mode. At power-up, this feature is disabled.

Bit 6. Low Noise Crystal Option. Setting this bit to 1 enables the low-noise option for the EXTAL and XTAL pins. This option reduces the gain in addition to reducing the output drive capability to 30% of its original drive capability. The Low Noise Crystal Option is recommended in the use of crystals for PCMCIA applications, where the crystal may be driven too hard by the oscillator. Setting this bit to 0 is selected for normal operation of the EXTAL and XTAL pins. The default for this bit is 0.

Note: Operating restrictions for device operation are listed below. If a low-noise option is required, and normal device operation is required, use the clock multiplier feature.

Table 13. Low Noise Option


| Low Noise ADDR 1E, bit 6 = 1 | Normal ADDR 1E, bit 6 = 0 | | | |
|---------------------------------|------------------------------|--|--|--|
| 20 MHz @ 4.5V, 100°C | 33 MHz @ 4.5V, 100°C | | | |
| 10 MHz @ 3.0V, 100°C | 20 MHz @ 3.0V, 100°C | | | |


DMA SOURCE ADDRESS REGISTER CHANNEL 0

The DMA Source Address Register Channel 0 specifies the physical source address for channel 0 transfers. The register contains 20 bits and can specify up to 1024 KB memory addresses or up to 64-KB I/O addresses. Channel 0 source can be memory, I/O, or memory mapped I/O. For I/O, bits 17–16 of this register identify the Request Handshake signal.

DMA Source Address Register, Channel 0 Low


Mnemonic SAR0L Address 20H





DMA Source Address Register, Channel 0 High

Mnemonic SAR0H Address 21H





DMA Source Address Register Channel OB

Mnemonic SAR0B Address 22H




Figure 57. DMA Source Address Register 0B

If the source is in I/O space, bits 1–0 of this register select the DMA request signal for DMA0, as follows:


| Bit 1 (A17) | Bit 0 (A16) | DMA Transfer Request |
|----------------|----------------|----------------------|
| 0 | 0 | DREQ0 (external) |
| 0 | 1 | RDRF (ASCIO) |
| 1 | 0 | RDRF (ASCI1) |
| 1 | 1 | Reserved |


DMA MODE REGISTER

The DMA Mode Register (DMODE) is used to set the addressing and transfer mode for channel 0.

DMA Mode Register

Mnemonic DMODE Address 31H





DM1, DM0: Destination Mode Channel 0 (Bits 5,4). This mode specifies whether the destination for channel 0 transfers is memory or I/O, and whether the address should be incremented or decremented for each byte transferred. DM1 and DM0 are cleared to 0 during RESET.

SM1, SM0: Source Mode Channel 0 (Bits 3, 2). This mode specifies whether the source for channel 0 transfers is memory or I/O, and whether the address should be incremented or decremented for each byte transferred.

| Table | 15. | Channel | 0 | Source |
|-------|-----|---------|---|--------|
| | | | | |

| Table 14. Channel 0 Destination | | | | | | |
|---------------------------------|-----|------------|-------------------------------|--|--|--|
| DM1 | DM0 | Memory I/O | Memory Increment/Decrement | | | |
| 0 | 0 | Memory | + 1 | | | |
| 0 | 1 | Memory | -1 | | | |
| 1 | 0 | Memory | fixed | | | |
| 1 | 1 | I/O | fixed | | | |

| SM1 | SM0 | Memory I/O | Memory Increment/Decrement |
|-----|-----|------------|-------------------------------|
| 0 | 0 | Memory | + 1 |
| 0 | 1 | Memory | -1 |
| 1 | 0 | Memory | fixed |
| 1 | 1 | I/O | fixed |

Table 16 indicates all DMA transfer mode combinations of DMO, DM1, SMO, and SM1. Because I/O to/from I/O transfers are not implemented, 12 combinations are available.

| DM1 | DM0 | SM1 | SM0 | Transfer Mode | Address Increment/Decrement |
|------------|-------------|------------|------|------------------------------|-----------------------------|
| 0 | 0 | 0 | 0 | Memory→Memory | SAR0 + 1, DAR0 + 1 |
| 0 | 0 | 0 | 1 | Memory→Memory SAR0-1, DAR0+1 | |
| 0 | 0 | 1 | 0 | Memory*→Memory | SAR0 fixed, DAR0+1 |
| 0 | 0 | 1 | 1 | I/O→Memory | SAR0 fixed, DAR0+1 |
| 0 | 1 | 0 | 0 | Memory→Memory SAR0+1, DAR0-1 | |
| 0 | 1 | 0 | 1 | Memory→Memory | SAR0-1, DAR0-1 |
| 0 | 1 | 1 | 0 | Memory *→Memory | SAR0 fixed, DAR0-1 |
| 0 | 1 | 1 | 1 | I/O→Memory | SAR0 fixed, DAR0-1 |
| 1 | 0 | 0 | 0 | Memory→Memory * | SAR0+1, DAR0 fixed |
| 1 | 0 | 0 | 1 | Memory→Memory * | SAR0-1, DAR0 fixed |
| 1 | 0 | 1 | 0 | Reserved | |
| 1 | 0 | 1 | 1 | Reserved | |
| 1 | 1 | 0 | 0 | Memory→I/O | SAR0+1, DAR0 fixed |
| 1 | 1 | 0 | 1 | Memory→I/O | SAR0-1, DAR0 fixed |
| 1 | 1 | 1 | 0 | Reserved | |
| 1 | 1 | 1 | 1 | Reserved | |
| ote: * Inc | cludes memo | ory mapped | I/O. | | |

Table 16. Transfer Mode Combinations

MMOD: Memory Mode Channel 0 (Bit 1). When channel 0 is configured for memory to/from memory transfers there is no Request Handshake signal to control the transfer timing. Instead, two automatic transfer timing modes are selectable: burst (MMOD = 1) and cycle steal (MMOD = 0). For burst memory to/from memory transfers, the DMAC takes control of the bus continuously until the DMA transfer

completes (as indicated by the byte count register = 0). In cycle steal mode, the CPU is provided a cycle for each DMA byte transfer cycle until the transfer is completed.

For channel 0 DMA with I/O source or destination, the selected Request signal times the transfer ignoring MMOD. MMOD is cleared to 0 during RESET. All TRAPs occur after fetching an undefined second opcode byte following one of the prefix opcodes (CBH, DDH, EDH, or FDH) or after fetching an undefined third opcode byte following one of the double-prefix opcodes (DDCBH or FDCBH). The state of the Undefined Fetch Object (UFO) bit in ITC allows TRAP software to correctly *adjust* the stacked PC, depending on whether the second or third byte of the opcode generated the TRAP. If UFO = 0, the starting address of the invalid instruction is the stacked PC-1. If UFO = 1, the starting address of the invalid instruction is equal to the stacked PC-2.




Figure 75. TRAP Timing – 2nd Opcode Undefined

MMU COMMON BASE REGISTER

The Common Base Register (CBR) specifies the base address (on 4-KB boundaries) used to generate a 20-bit phys-

MMU Common Base Register

Mnemonic CBR Address 38H




Figure 78. MMU Common Base Register (CBR: I/O Address = 38H)

0 during RESET.

MMU BANK BASE REGISTER

The Bank Base Register (BBR) specifies the base address (on 4-KB boundaries) used to generate a 20-bit physical ad-

MMU Bank Base Register

Mnemonic BBR Address 39H




Figure 79. MMU Bank Base Register (BBR: I/O Address = 39H)

MMU COMMON/BANK AREA REGISTER

The Common/Bank Area Register (CBAR) specifies boundaries within the Z8S180/Z8L180 64-KB logical address space for up to three areas; Common Area), Bank Area and Common Area 1.

ical address for Common Area 1 accesses. All bits of CBR

dress for Bank Area accesses. All bits of BBR are reset to

are reset to 0 during RESET.

MMU Common/Bank Area Register

Mnemonic CBAR Address 3AH

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|--|
| | CA3 | CA2 | CA1 | CA0 | BA3 | BA2 | BA1 | BA0 | |
| - | R/W | |

Figure 80. MMU Common/Bank Area Register (CBAR: I/O Address = 3AH)





Figure 87. 68-Pin PLCC Package Diagram

ORDERING INFORMATION

| Codes | |
|---------------|---|
| Speed | 10 = 10 MHz |
| | 20 = 20 MHz |
| | 33 = 33 MHz |
| Package | P = 60-Pin Plastic DIP |
| | V = 68-Pin PLCC |
| | F = 80-Pin QFP |
| Temperature | $S = 0^{\circ}C \text{ to } + 70^{\circ}C$ |
| | $E = -40^{\circ}C \text{ to } +85^{\circ}C$ |
| Environmental | C = Plastic Standard |
| | |

For fast results, contact your local ZiLOG sales office for assistance in ordering the part(s) required.

Example:



Pre-Characterization Product

The product represented by this document is newly introduced and ZiLOG has not completed the full characterization of the product. The document states what ZiLOG knows about this product at this time, but additional features or non-conformance

©2000 by ZiLOG, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZiLOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. with some aspects of the document may be found, either by ZiLOG or its customers in the course of further application and characterization work. In addition, ZiLOG cautions that delivery may be uncertain at times, due to start-up yield issues.

Except with the express written approval of ZiLOG, use of information, devices, or technology as critical components of life support systems is not authorized. No licenses are conveyed, implicitly or otherwise, by this document under any intellectual property rights.

ZiLOG, Inc. 910 East Hamilton Avenue, Suite 110 Campbell, CA 95008 Telephone (408) 558-8500 FAX (408) 558-8300 Internet: http://www.zilog.com