

#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in


#### Details

| Details                         |  |
|---------------------------------|--|
| Product Status                  | Obsolete   |
| Core Processor                  | Z8S180   |
| Number of Cores/Bus Width       | 1 Core, 8-Bit  |
| Speed                           | 20MHz  |
| Co-Processors/DSP               | -  |
| RAM Controllers                 | DRAM   |
| Graphics Acceleration           | No   |
| Display & Interface Controllers | -  |
| Ethernet                        | -  |
| SATA                            | -  |
| USB                             | -  |
| Voltage - I/O                   | 5.0V   |
| Operating Temperature           | 0°C ~ 70°C (TA)  |
| Security Features               | -  |
| Package / Case                  | 80-BQFP  |
| Supplier Device Package         | 80-QFP   |
| Purchase URL                    | https://www.e-xfl.com/product-detail/zilog/z8s18020fsc00tr |
|                                 |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### **PIN IDENTIFICATION**





### PIN IDENTIFICATION (Continued)




Figure 3. Z8S180/Z8L180 68-Pin PLCC Pin Configuration

## PIN IDENTIFICATION (Continued)

| Table 1. | Z8S180/Z8L180 Pi | n Identification (Continued) |
|----------|------------------|------------------------------|
| 10010 11 | 200100/20210011  | raonanou (contanaou)         |

| Pin Num | ber and Packa | age Type | Default         | Secondary        |                         |
|---------|---------------|----------|-----------------|------------------|-------------------------|
| QFP     | PLCC          | DIP      | Function        | Function         | Control                 |
| 13      | 19            | 17       | A4              |                  |                         |
| 14      |               |          | NC              |                  |                         |
| 15      | 20            | 18       | A5              |                  |                         |
| 16      | 21            | 19       | A6              |                  |                         |
| 17      | 22            | 20       | A7              |                  |                         |
| 18      | 23            | 21       | A8              |                  |                         |
| 19      | 24            | 22       | A9              |                  |                         |
| 20      | 25            | 23       | A10             |                  |                         |
| 21      | 26            | 24       | A11             |                  |                         |
| 22      |               |          | NC              |                  |                         |
| 23      |               |          | NC              |                  |                         |
| 24      | 27            | 25       | A12             |                  |                         |
| 25      | 28            | 26       | A13             |                  |                         |
| 26      | 29            | 27       | A14             |                  |                         |
| 27      | 30            | 28       | A15             |                  |                         |
| 28      | 31            | 29       | A16             |                  |                         |
| 29      | 32            | 30       | A17             |                  |                         |
| 30      |               |          | NC              |                  |                         |
| 31      | 33            | 31       | A18             | T <sub>OUT</sub> | Bit 2 or Bit 3 of TCR   |
| 32      | 34            | 32       | V <sub>DD</sub> |                  |                         |
| 33      | 35            |          | A19             |                  |                         |
| 34      | 36            | 33       | V <sub>SS</sub> |                  |                         |
| 35      | 37            | 34       | D0              |                  |                         |
| 36      | 38            | 35       | D1              |                  |                         |
| 37      | 39            | 36       | D2              |                  |                         |
| 38      | 40            | 37       | D3              |                  |                         |
| 39      | 41            | 38       | D4              |                  |                         |
| 40      | 42            | 39       | D5              |                  |                         |
| 41      | 43            | 40       | D6              |                  |                         |
| 42      |               |          | NC              |                  |                         |
| 43      |               |          | NC              |                  |                         |
| 44      | 44            | 41       | D7              |                  |                         |
| 45      | 45            | 42       | RTSO            |                  |                         |
| 46      | 46            | 43       | CTS0            |                  |                         |
| 47      | 47            | 44       | DCD0            |                  |                         |
| 48      | 48            | 45       | TXA0            |                  |                         |
| 49      | 49            | 46       | RXA0            |                  |                         |
| 50      | 50            | 47       | CKA0            | DREQO            | Bit 3 or Bit 5 of DMODE |
| 51      |               |          | NC              |                  |                         |
| 52      | 51            | 48       | TXA1            |                  |                         |

| A18/TOUT   | During RESET, this pin is initialized as A18. If either the TOC1 or the TOC0 bit of the Timer   |
|------------|---|
|            | Control register (TCR) is set to 1, the $T_{OUT}$ function is selected. If TOC1 and TOC0 are cleared  |
|            | to 0, the A18 function is selected.   |
| CKA0/DREQ0 | During RESET, this pin is initialized as CKA0. If either DM1 or SM1 in the DMA Mode register (DMODE) is set to 1, the DREQ0 function is selected.   |
| CKA1/TENDO | During RESET, this pin is initialized as CKA1. If the CKA1D bit in ASCI control register ch1 (CNTLA1) is set to 1, the TENDO function is selected. If the CKA1D bit is set to 0, the CKA1 function is selected. |
| RXS/CTS1   | During RESET, this pin is initialized as RXS. If the CTS1E bit in the ASCI status register ch1 (STAT1) is set to 1, the CTS1 function is selected. If the CTS1E bit is set to 0, the RXS function is selected.  |

### Table 4. Multiplexed Pin Descriptions





Figure 5. Timer Initialization, Count Down, and Reload Timing



**Clocked Serial I/O (CSI/O).** The CSI/O channel provides a half-duplex serial transmitter and receiver. This channel can be used for simple high-speed data connection to another microprocessor or microcomputer. TRDR is used for both CSI/O transmission and reception. Thus, the system design must ensure that the constraints of half-duplex operation are met (Transmit and Receive operation cannot occur simultaneously). For example, if a CSI/O transmission is attempted while the CSI/O is receiving data, a CSI/O does not work.

**Note:** TRDR is not buffered. Performing a CSI/O transmit while the previous transmission is still in progress causes the data to be immediately updated and corrupts the transmit operation. Similarly, reading TRDR while a transmit or receive is in progress should be avoided.

| Machine<br>Cycle | States         | Address    | Data    | RD | WR | MREQ | IORQ | <u>Μ1</u><br>Μ1Ε=<br>1 | M1<br>M1E=<br>0 | HALT | ST |
|------------------|----------------|------------|---------|----|----|------|------|------------------------|-----------------|------|----|
| 1                | T1-T3          | 1st Opcode | EDH     | 0  | 1  | 0    | 1    | 0                      | 1               | 1    | 0  |
| 2                | T1-T3          | 2nd Opcode | 4DH     | 0  | 1  | 0    | 1    | 0                      | 1               | 1    | 0  |
|                  | Ti             | NA         | 3-state | 1  | 1  | 1    | 1    | 1                      | 1               | 1    | 1  |
|                  | Ti             | NA         | 3-state | 1  | 1  | 1    | 1    | 1                      | 1               | 1    | 1  |
|                  | Ti             | NA         | 3-state | 1  | 1  | 1    | 1    | 1                      | 1               | 1    | 1  |
| 3                | T1-T3          | 1st Opcode | EDH     | 0  | 1  | 0    | 1    | 0                      | 0               | 1    | 1  |
|                  | Ti             | NA         | 3-state | 1  | 1  | 1    | 1    | 1                      | 1               | 1    | 1  |
| 4                | T1 <b>-</b> T3 | 2nd Opcode | 4DH     | 0  | 1  | 0    | 1    | 0                      | 1               | 1    | 1  |
| 5                | T1-T3          | SP         | Data    | 0  | 1  | 0    | 1    | 1                      | 1               | 1    | 1  |
| 6                | T1 <b>-</b> T3 | SP + 1     | Data    | 0  | 1  | 0    | 1    | 1                      | 1               | 1    | 1  |

### Table 5. RETI Control Signal States

**M1TE** (**M1 Temporary Enable**). This bit controls the temporary assertion of the  $\overline{M1}$  signal. It is always read back as a 1 and is set to 1 during RESET.

When M1E is set to 0 to accommodate certain external Z80 peripheral(s), those same device(s) may require a pulse on  $\overline{M1}$  after programming certain of their registers to complete the function being programmed.

For example, when a control word is written to the Z80 PIO to enable interrupts, no enable actually takes place until the PIO sees an active  $\overline{M1}$  signal. When  $\overline{M1TE} = 1$ , there is no change in the operation of the  $\overline{M1}$  signal, and M1E controls its function. When  $\overline{M1TE} = 0$ , the  $\overline{M1}$  output is asserted during the next opcode fetch cycle regardless of the state programmed into the M1E bit. This condition is only momentary (one time) and it is not necessary to preprogram a 1 to disable the function (see Figure 10).






Figure 10. M1 Temporary Enable Timing


**IOC (I/O Compatibility).** This bit controls the timing of the  $\overline{IORQ}$  and  $\overline{RD}$  signals. The bit is set to 1 by RESET.

When  $\overline{\text{IOC}} = 1$ , the  $\overline{\text{IORQ}}$  and  $\overline{\text{RD}}$  signals function the same as the Z64180 (Figure 11).





When  $\overline{\text{IOC}} = 0$ , the timing of the  $\overline{\text{IORQ}}$  and  $\overline{\text{RD}}$  signals match the timing of the Z80. The  $\overline{\text{IORQ}}$  and  $\overline{\text{RD}}$  signals go active as a result of the rising edge of T2. (Figure 12.)



### HALT and Low-Power Operating Modes. $Th\,e$

Z8S180/Z8L180 can operate in seven modes with respect to activity and power consumption:


- Normal Operation
- HALT Mode
- IOSTOP Mode
- SLEEP Mode
- SYSTEM STOP Mode
- IDLE Mode
- STANDBY Mode (with or without QUICK RECOV-ERY)

**Normal Operation.** In this state, the Z8S180/Z8L180 processor is fetching and running a program. All enabled functions and portions of the device are active, and the  $\overline{HALT}$  pin is High.

**HALT Mode.** This mode is entered by the HALT instruction. Thereafter, the Z8S180/Z8L180 processor continually fetches the following opcode but does not execute it and drives the HALT, ST and  $\overline{M1}$  pins all Low. The oscillator and PHI pin remain Active. Interrupts and bus granting to external Masters, and DRAM refresh can occur, and all onchip I/O devices continue to operate including the DMA channels.

This condition provides a technique for synchronization with high-speed external events without incurring the latency imposed by an interrupt-response sequence. Figure 14 depicts the timing for exiting SLEEP mode due to an interrupt request.

**Note:** The Z8S180/Z8L180 takes about 1.5 clock ticks to restart.



**IOSTOP Mode.** IOSTOP mode is entered by setting the IOSTOP bit of the I/O Control Register (ICR) to 1. In this case, on-chip I/O (ASCI, CSI/O, PRT) stops operating. However, the CPU continues to operate. Recovery from IOSTOP mode is performed by resetting the IOSTOP bit in ICR to 0.

**SYSTEM STOP Mode.** SYSTEM STOP mode is the combination of SLEEP and IOSTOP modes. SYSTEM STOP mode is entered by setting the IOSTOP bit in ICR to 1 followed by execution of the SLP instruction. In this mode, on-chip I/O and CPU stop operating, reducing power consumption, but the PHI output continues to operate. Recovery from SYSTEM STOP mode is the same as recovery from SLEEP mode except that internal I/O sources (disabled by IOSTOP) cannot generate a recovery interrupt.

**IDLE Mode.** Software puts the Z8S180/Z8L180 into this mode by performing the following actions:

- Set the IOSTOP bit (ICR5) to 1
- Set CCR6 to 0
- Set CCR3 to 1
- Execute the SLP instruction

The oscillator keeps operating but its output is blocked to all circuitry including the PHI pin. DRAM refresh and all

internal devices stop, but external interrupts can occur. Bus granting to external Masters can occur if the BREST bit in the CPU control Register (CCR5) was set to 1 before IDLE mode was entered.

The Z8S180/Z8L180 leaves IDLE mode in response to a Low on RESET, an external interrupt request on NMI, or an external interrupt request on INTO, INT1 or INT2 that is enabled in the INT/TRAP Control Register. As previously described for SLEEP mode, when the Z8S180/Z8L180 leaves IDLE mode due to an NMI, or due to an enabled external interrupt request when the IEF flag is 1 due to an El instruction, the device starts by performing the interrupt with the return address of the instruction after the SLP instruction.

If an external interrupt enables the INT/TRAP control register while the IEF1 bit is 0, Z8S180/Z8L180 leaves IDLE mode; specifically, the processor restarts by executing the instructions following the SLP instruction.

Figure 15 indicates the timing for exiting IDLE mode due to an interrupt request.

Note: The Z8S180/Z8L180 takes about 9.5 clocks to restart.

## AC CHARACTERISTICS-Z8S180

|        |                   |   | Z8S180- | -20 MHz | Z8S180- | –33 MHz |      |
|--------|-------------------|---|---------|---------|---------|---------|------|
| Number | Symbol            | Item  | Min     | Max     | Min     | Max     | Unit |
| 1      | t <sub>CYC</sub>  | Clock Cycle Time  | 50      | DC      | 30      | DC      | ns   |
| 2      | t <sub>CHW</sub>  | Clock "H" Pulse Width   | 15      |         | 10      | _       | ns   |
| 3      | t <sub>CLW</sub>  | Clock "L" Pulse Width   | 15      | _       | 10      | _       | ns   |
| 4      | t <sub>CF</sub>   | Clock Fall Time   | _       | 10      |         | 5       | ns   |
| 5      | t <sub>CR</sub>   | Clock Rise Time   | _       | 10      | _       | 5       | ns   |
| 6      | t <sub>AD</sub>   | PHI Rise to Address Valid Delay   | _       | 30      |         | 15      | ns   |
| 7      | t <sub>AS</sub>   | Address Valid to MREQ Fall or IORQ Fall)                                    | 5       | _       | 5       | _       | ns   |
| 8      | t <sub>MED1</sub> | PHI Fall to MREQ Fall Delay   | _       | 25      |         | 15      | ns   |
| 9      | t <sub>RDD1</sub> | PHI Fall to $\overline{RD}$ Fall Delay $\overline{IOC} = 1$                 | _       | 25      | _       | 15      | ns   |
|        |                   | PHI Rise to $\overline{RD}$ Rise Delay $\overline{IOC} = 0$                 | —       | 25      |         | 15      |      |
| 10     | t <sub>M1D1</sub> | PHI Rise to $\overline{M1}$ Fall Delay                                      | —       | 35      | —       | 15      | ns   |
| 11     | t <sub>AH</sub>   | Address Hold Time from<br>MREQ, IOREQ, RD, WR High                          | 5       | _       | 5       | —       | ns   |
| 12     | t <sub>MED2</sub> | PHI Fall to MREQ Rise Delay   | _       | 25      | _       | 15      | ns   |
| 13     | t <sub>RDD2</sub> | PHI Fall to RD Rise Delay   | _       | 25      | _       | 15      | ns   |
| 14     | t <sub>M1D2</sub> | PHI Rise to $\overline{M1}$ Rise Delay                                      | —       | 40      | _       | 15      | ns   |
| 15     | t <sub>DRS</sub>  | Data Read Set-up Time   | 10      | —       | 5       | —       | ns   |
| 16     | t <sub>DRH</sub>  | Data Read Hold Time   | 0       | _       | 0       | _       | ns   |
| 17     | t <sub>STD1</sub> | PHI Fall to ST Fall Delay   | —       | 30      | _       | 15      | ns   |
| 18     | t <sub>STD2</sub> | PHI Fall to ST Rise Delay   | _       | 30      | _       | 15      | ns   |
| 19     | t <sub>WS</sub>   | WAIT Set-up Time to PHI Fall  | 15      |         | 10      | _       | ns   |
| 20     | t <sub>WH</sub>   | WAIT Hold Time from PHI Fall  | 10      | _       | 5       | _       | ns   |
| 21     | t <sub>WDZ</sub>  | PHI Rise to Data Float Delay  | _       | 35      | _       | 20      | ns   |
| 22     | t <sub>WRD1</sub> | PHI Rise to WR Fall Delay   | _       | 25      | _       | 15      | ns   |
| 23     | t <sub>WDD</sub>  | PHI Fall to Write Data Delay Time   | _       | 25      |         | 15      | ns   |
| 24     | t <sub>WDS</sub>  | Write Data Set-up Time to WR Fall   | 10      |         | 10      | _       | ns   |
| 25     | t <sub>WRD2</sub> | PHI Fall to WR Rise Delay   | _       | 25      |         | 15      | ns   |
| 26     | t <sub>WRP</sub>  | WR Pulse Width (Memory Write Cycle)   | 80      |         | 45      | _       | ns   |
| 26a    |                   | WR Pulse Width (I/O Write Cycle)  | 150     |         | 70      | _       | ns   |
| 27     | t <sub>WDH</sub>  | Write Data Hold Time from WR Rise   | 10      | _       | 5       | _       | ns   |
| 28     | t <sub>IOD1</sub> | PHI Fall to $\overline{\text{IORQ}}$ Fall Delay $\overline{\text{IOC}} = 1$ | _       | 25      |         | 15      | ns   |
|        |                   | PHI Rise to $\overline{IORQ}$ Fall Delay $\overline{IOC} = 0$               |         | 25      |         | 15      |      |
| 29     | t <sub>IOD2</sub> | PHI Fall to IORQ Rise Delay   | _       | 25      | _       | 15      | ns   |
|        |                   |   |         |         |         |         |      |

Table 8. Z8S180 AC Characteristics

 $t_{\rm IOD3}$ 

t<sub>INTS</sub>

30

31

125

20

\_

—

80

15

\_\_\_\_

-----


M1 Fall to IORQ Fall Delay

INT Set-up Time to PHI Fall

ns

ns

## TIMING DIAGRAMS



Note: \*Memory Read/Write Cycle timing is the same as I/O Read/Write Cycle except there are no automatic wait states ( $T_W$ ), and MREQ is active instead of IORQ.

Figure 20. CPU Timing (Opcode Fetch Cycle, Memory Read Cycle, Memory Write Cycle, I/O Write Cycle, I/O Read Cycle)





Figure 29. CSI/O Receive/Transmit Timing



External Clock Rise Time and Fall Time Input Rise Time and Fall Time (Except EXTAL, RESET)

Figure 30. Rise Time and Fall Times

## ASCI CHANNEL CONTROL REGISTER A (Continued)

vious contents of TDRE are held. TE is cleared to 0 in IOSTOP mode during RESET.

**RTSO:** Request to Send Channel 0 (Bit 4 in CNTLA0 Only). If bit 4 of the System Configuration Register is 0, the RTSO/TXS pin exhibits the RTSO function. RTSO allows the ASCI to control (start/stop) another communication devices transmission (for example, by connecting to that device's  $\overline{CTS}$  input). RTSO is essentially a 1-bit output port, having no side effects on other ASCI registers or flags.

Bit 4 in CNTLA1 is used.

 $CKA1D = 1, CKA1/\overline{TEND0} pin = \overline{TEND0}$ 

 $CKA1D = 0, CKA1/\overline{TEND0} pin = CKA1$ 

These bits are cleared to 0 on reset.

**MPBR/EFR:** Multiprocessor Bit Receive/Error Flag Reset (Bit 3). When multiprocessor mode is enabled (MP in CNTLB = 1), MPBR, when read, contains the value of the MPB bit for the most recent receive operation. When written to 0, the EFR function is selected to reset all error flags (OVRN, FE, PE and BRK in the ASEXT Register) to 0. MPBR/EFR is undefined during RESET.

### MOD2, 1, 0: ASCI Data Format Mode 2,1,0 (bits 2-0).

These bits program the ASCI data format as follows.

### MOD2

- $= 0 \rightarrow 7$  bit data
- $= 1 \rightarrow 8$  bit data

MOD1

- $= 0 \rightarrow No parity$
- = 1→Parity enabled

### MOD0

=  $0 \rightarrow 1$  stop bit =  $1 \rightarrow 2$  stop bits


The data formats available based on all combinations of MOD2, MOD1, and MOD0 are indicated in Table 9.

Table 9. Data Formats

| MOD2 | MOD1 | MOD0 | Data Format                             |
|------|------|------|---|
| 0    | 0    | 0    | Start + 7 bit data + 1 stop             |
| 0    | 0    | 1    | Start + 7 bit data + 2 stop             |
| 0    | 1    | 0    | Start + 7 bit data + parity +<br>1 stop |
| 0    | 1    | 1    | Start + 7 bit data + parity + 2 stop    |
| 1    | 0    | 0    | Start + 8 bit data + 1 stop             |
| 1    | 0    | 1    | Start + 8 bit data + 2 stop             |
| 1    | 1    | 0    | Start + 8 bit data + parity +<br>1 stop |
| 1    | 1    | 1    | Start + 8 bit data + parity +<br>2 stop |

40

## ASCI CHANNEL CONTROL REGISTER B



**MPBT: Multiprocessor Bit Transmit (Bit 7).** When multiprocessor communication format is selected (MP bit = 1), MPBT is used to specify the MPB data bit for transmission. If MPBT = 1, then MPB = 1 is transmitted. If MPBT = 0, then MPB = 0 is transmitted. The MPBT state is undefined during and after RESET.

**MP: Multiprocessor Mode (Bit 6).** When MP is set to 1, the data format is configured for multiprocessor mode based on MOD2 (number of data bits) and MOD0 (number of stop bits) in CNTLA. The format is as follows:

Start bit + 7 or 8 data bits + MPB bit + 1 or 2 stop bits

Multiprocessor (MP = 1) format offers no provision for parity. If MP = 0, the data format is based on MODO, MOD1, MOD2, and may include parity. The MP bit is cleared to 0 during RESET.

 $\overline{\text{CTS}}/\text{PS}$ : Clear to Send/Prescale (Bit 5). When read,  $\overline{\text{CTS}}/\text{PS}$  reflects the state of the external  $\overline{\text{CTS}}$  input. If the  $\overline{\text{CTS}}$  input pin is High,  $\overline{\text{CTS}}/\text{PS}$  is read as 1.

**Note:** When the  $\overline{CTS}$  input pin is High, the TDRE bit is inhibited (that is, held at 0).

For channel 1, the  $\overline{\text{CTS}}$  input is multiplexed with RXS pin (Clocked Serial Receive Data). Thus,  $\overline{\text{CTS}}/\text{PS}$  is only valid when read if the channel 1 CTS1E bit = 1 and the  $\overline{\text{CTS}}$  input pin function is selected. The READ data of  $\overline{\text{CTS}}/\text{PS}$  is not affected by  $\overline{\text{RESET}}$ .

If the SS2-0 bits in this register are not 111, and the BRG mode bit in the ASEXT register is 0, then writing to this bit sets the prescale (PS) control. Under those circumstances, a 0 indicates a divide-by-10 prescale function while a 1 indicates divide-by-30. The bit resets to 0.

**PEO:** Parity Even Odd (Bit 4) . PEO selects oven or odd parity. PEO does not affect the enabling/disabling of parity (MOD1 bit of CNTLA). If PEO is cleared to 0, even parity is selected. If PEO is set to 1, odd parity is selected. PEO is cleared to 0 during RESET.

**DR: Divide Ratio (Bit 3).** If the X1 bit in the ASEXT register is 0, this bit specifies the divider used to obtain baud rate from the data sampling clock. If DR is reset to 0, divide-by-16 is used, while if DR is set to 1, divide-by-64 is used. DR is cleared to 0 during RESET.

**SS2,1,0:** Source/Speed Select 2,1,0 (Bits 2–0). First, if these bits are 111, as they are after a RESET, the CKA pin is used as a clock input, and is divided by 1, 16, or 64 depending on the DR bit and the X1 bit in the ASEXT register.

If these bits are not 111 and the BRG mode bit is ASEXT is 0, then these bits specify a power-of-two divider for the PHI clock as indicated in Table 10.


Setting or leaving these bits as 111 makes sense for a channel only when its CKA pin is selected for the CKA function. CKAO/CKS offers the CKAO function when bit 4 of the System Configuration Register is 0.  $\overline{DCDO}/CKA1$  offers the CKA1 function when bit 0 of the Interrupt Edge register is 1.


Table 10. Divide Ratio

| SS2 | SS1 | SS0 | Divide Ratio   |
|-----|-----|-----|----------------|
| 0   | 0   | 0   | ÷1             |
| 0   | 0   | 1   | ÷2             |
| 0   | 1   | 0   | ÷4             |
| 0   | 1   | 1   | ÷8             |
| 1   | 0   | 0   | ÷16            |
| 1   | 0   | 1   | ÷32            |
| 1   | 1   | 0   | ÷64            |
| 1   | 1   | 1   | External Clock |

## **ASCI STATUS REGISTER 0,1**

Each ASCI channel status register (STAT0,1) allows interrogation of ASCI communication, error and modem control signal status, and the enabling or disabling of ASCI interrupts.





**RDRF: Receive Data Register Full (Bit 7).** RDRF is set to 1 when an incoming data byte is loaded into an empty Rx FIFO. If a framing or parity error occurs, RDRF is still set and the receive data (which generated the error) is still loaded into the FIFO. RDRF is cleared to 0 by reading RDR and most recently received character in the FIFO from IOSTOP mode, during RESET and for ASCI0 if the DCD0 input is auto-enabled and is negated (High).

**OVRN: Overrun Error (Bit 6).** An overrun condition occurs if the receiver finishes assembling a character but the Rx FIFO is full so there is no room for the character. However, this status bit is not set until the most recent character received before the overrun becomes the oldest byte in the FIFO. This bit is cleared when software writes a 1 to the EFR bit in the CNTLA register. The bit may also be cleared by RESET in IOSTOP mode or ASCIO if the DCDO pin is auto enabled and is negated (High).

**Note:** When an overrun occurs, the receiver does not place the character in the shift register into the FIFO, nor any subsequent characters, until the most recent good character enters the top of the FIFO so that OVRN is set. Software then writes a 1 to EFR to clear it.

**PE: Parity Error (Bit 5).** A parity error is detected when parity checking is enabled. When the MOD1 bit in the

CNTLA register is 1, a character is assembled in which the parity does not match the PEO bit in the CNTLB register. However, this status bit is not set until or unless the error character becomes the oldest one in the Rx FIFO. PE is cleared when software writes a 1 to the EFR bit in the CNTRLA register. PE is also cleared by RESET in IOSTOP mode, or on ASCIO, if the DCDO pin is auto-enabled and is negated (High).

**FE: Framing Error (Bit 4).** A framing error is detected when the stop bit of a character is sampled as O/SPACE. However, this status bit is not set until/unless the error character becomes the oldest one in the Rx FIFO. FE is cleared when software writes a 1 to the EFR bit in the CNTLA register. FE is also cleared by RESET in IOSTOP mode, or on ASCIO, if the DCDO pin is auto-enabled and is negated (High).

**REI: Receive Interrupt Enable (Bit 3).** RIE should be set to 1 to enable ASCI receive interrupt requests. When RIE is 1, the Receiver requests an interrupt when a character is received and RDRF is set, but only if neither DMA channel requires its request-routing field to be set to receive data from this ASCI. That is, if SM1–0 are 11 and SAR17–16 are 10, or DIM1 is 1 and IAR17–16 are 10, then ASCI1 does not request an interrupt for RDRF. If RIE is 1, either ASCI requests an interrupt when OVRN, PE or FE is set, and never both set to 1 at the same time. TE is cleared to 0 during RESET and IOSTOP mode.

**SS2**, **1**, **0**: **Speed Select 2**, **1**, **0** (**Bits 2–0**). SS2, SS1 and SS0 select the CSI/O transmit/receive clock source and speed. SS2, SS1 and SS0 are all set to 1 during RESET. Table 11 indicates CSI/O Baud Rate Selection.


| Table 11. CSI/O Baud Rate Selection | Table | 11. | CSI/O | Baud | Rate | Selection |
|-------------------------------------|-------|-----|-------|------|------|-----------|
|-------------------------------------|-------|-----|-------|------|------|-----------|

| SS2 | SS1 | SS0 | Divide Ratio                            |
|-----|-----|-----|---|
| 0   | 0   | 0   | ÷20                                     |
| 0   | 0   | 1   | ÷40                                     |
| 0   | 1   | 0   | ÷80                                     |
| 0   | 1   | 1   | ÷160                                    |
| 1   | 0   | 0   | ÷320                                    |
| 1   | 0   | 1   | ÷640                                    |
| 1   | 1   | 0   | ÷1280                                   |
| 1   | 1   | 1   | External Clock Input<br>(Less Than ÷20) |

After  $\overline{\text{RESET}}$ , the CKS pin is configured as an external clock input (SS2, SS1, SS0 = 1). Changing these values causes CKS to become an output pin and the selected clock is output when transmit or receive operations are enabled.

### CSI/O Transmit/Receive Data Register

#### Mnemonic TRDR Address 0BH





# Timer Data Register Channel 0 Low

Mnemonic TMDR0L Address 0CH




Figure 42. Timer Register Channel 0 Low

### **Timer Data Register Channel OH**

#### Mnemonic TMDR0H Address 0DH




Figure 43. Timer Data Register Channel 0 High

### Timer Reload Register Channel 0 Low

Mnemonic RLDROL Address 0EH




Figure 44. Timer Reload Register Low

## Timer Reload Register Channel 0 High

Mnemonic RLDROH Address OFH




Figure 45. Timer Reload Register Channel 0 High

## ASCI TIME CONSTANT REGISTERS

If the SS2–0 bits of the CNTLB register are not 111, and the BRG mode bit in the ASEXT register is 1, the ASCI divides the PHI clock by two times the registers' 16-bit value, plus two. As a result, the clock is presented to the transmitter and receiver for division by 1, 16, or 64, and is output on the CKA pin.

If the SS2–0 bits in an ASCI CNTLB register are not 111, and the BRG mode bit in its Extension Control Register is 1, its *new* baud rate generator divides PHI for serial clocking, as follows:

bits/second = 
$$f_{PHI}/(2*(TC+2) \times sampling rate)$$

where TC is the 16-bit value programmed into the ASCI Time Constant High and Low registers. If the ASCI multiplexed CKA pin is selected for the CKA function, it outputs the clock before the final division by the sampling rate, as follows:

$$f_{CKAout} = f_{PHI}/(2*(TC+2))$$

Find the TC value for a particular serial bit rate as follows:

 $TC = (f_{PHI}/(2 \text{ x bits/second x sampling rate})) - 2$ 




Figure 53. ASCI Time Constant Registers

## DMA BYTE COUNT REGISTER CHANNEL 0

The DMA Byte Count Register Channel 0 specifies the number of bytes to be transferred. This register contains 16 bits and may specify up to 64-KB transfers. When one byte is transferred, the register is decremented by one. If n bytes should be transferred, n must be stored before the DMA operation.

**Note:** All DMA Count Register channels are undefined during RESET.

### **DMA Byte Count Register Channel 0 Low**

Mnemonic BCR0L Address 26H





### DMA Byte Count Register Channel 0 High

Mnemonic BCR0H Address 27H



Figure 62. DMA Byte Count Register 0 High

### DMA Byte Count Register Channel 1 Low

Mnemonic BCR1L Address 2EH




Figure 63. DMA Byte Count Register 1 Low

### DMA Byte Count Register Channel 1 High

Mnemonic BCR1H Address 2FH



Figure 64. DMA Byte Count Register 1 High

## DMA STATUS REGISTER

The DMA Status Register (DSTAT) is used to enable and disable DMA transfer and DMA termination interrupts.

### **DMA Status Register**

Mnemonic DSTAT Address 30H




Figure 71. DMA Status Register (DSTAT: I/O Address = 30H)

**DE1: DMA Enable Channel 1 (Bit 7).** When DE1 = 1 and DME = 1, channel 1 DMA is enabled. When a DMA transfer terminates (BCR1 = 0), DE1 is reset to 0 by the DMAC. When DE1 = 0 and the DMA interrupt is enabled (DIE1 = 1), a DMA interrupt request is made to the CPU.

To perform a software WRITE to DE1, DWE1 should be written with a 0 during the same register WRITE access. Writing DE1 to 0 disables channel 1 DMA, but DMA is restartable. Writing DE1 to 1 enables channel 1 DMA and automatically sets DMA Main Enable (DME) to 1. DE1 is cleared to 0 during RESET.

**DEO: DMA Enable Channel 0 (Bit 6).** When DEO = 1 and DME = 1, channel 0 DMA is enabled. When a DMA transfer terminates (BCRO = 0), DEO is reset to 0 by the DMAC. When DEO = 0 and the DMA interrupt is enabled (DIEO = 1), a DMA interrupt request is made to the CPU.

To perform a software WRITE to DEO,  $\overline{\text{DWEO}}$  should be written with 0 during the same register WRITE access. Writing DEO to 0 disables channel 0 DMA. Writing DEO to 1 enables channel 0 DMA and automatically sets DMA Main Enable (DME) to 1. DEO is cleared to 0 during RESET.

**DWE1: DE1 Bit Write Enable (Bit 5).** When performing any software WRITE to DE1, this bit should be written with 0 during the same access. DWE1 always reads as 1.

**DWEO: DEO Bit Write Enable (Bit 4).** When performing any software WRITE to DEO, this bit should be written with 0 during the same access. DWEO always reads as 1.

**DIE1: DMA Interrupt Enable Channel 1 (Bit 3).** When DIE0 is set to 1, the termination channel 1 DMA transfer (indicated when DE1 = 0) causes a CPU interrupt request to be generated. When DIEO = 0, the channel 0 DMA termination interrupt is disabled. DIEO is cleared to 0 during RESET.

**DIEO: DMA Interrupt Enable Channel 0 (Bit 2).** When DIEO is set to 1, the termination channel 0 of DMA transfer (indicated when DEO = 0) causes a CPU interrupt request to be generated. When DIEO = 0, the channel 0 DMA termination interrupt is disabled. DIEO is cleared to 0 during RESET.

**DME: DMA Main Enable (Bit 0).** A DMA operation is only enabled when its DE bit (DE0 for channel 0, DE1 for channel 1) and the DME bit is set to 1.

When  $\overline{\text{NMI}}$  occurs, DME is reset to 0, thus disabling DMA activity during the  $\overline{\text{NMI}}$  interrupt service routine. To restart DMA, DE- and/or DE1 should be written with a 1 (even if the contents are already 1). This condition automatically sets DME to 1, allowing DMA operations to continue.

**Note:** DME cannot be directly written. The bit is cleared to 0 by  $\overline{\text{NMI}}$  or indirectly set to 1 by setting DEO and/or DE1 to 1. DME is cleared to 0 during RESET.





Figure 76. TRAP Timing-3<sup>rd</sup> Opcode Undefined

## ORDERING INFORMATION

| Codes         |   |
|---------------|---|
| Speed         | 10 = 10  MHz                                |
|               | 20 = 20  MHz                                |
|               | 33 = 33 MHz                                 |
| Package       | P = 60-Pin Plastic DIP                      |
|               | V = 68-Pin PLCC                             |
|               | F = 80-Pin QFP                              |
| Temperature   | $S = 0^{\circ}C \text{ to } + 70^{\circ}C$  |
|               | $E = -40^{\circ}C \text{ to } +85^{\circ}C$ |
| Environmental | C = Plastic Standard                        |
|               |   |

For fast results, contact your local ZiLOG sales office for assistance in ordering the part(s) required.

### Example:



### **Pre-Characterization Product**

The product represented by this document is newly introduced and ZiLOG has not completed the full characterization of the product. The document states what ZiLOG knows about this product at this time, but additional features or non-conformance

©2000 by ZiLOG, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZiLOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. with some aspects of the document may be found, either by ZiLOG or its customers in the course of further application and characterization work. In addition, ZiLOG cautions that delivery may be uncertain at times, due to start-up yield issues.

Except with the express written approval of ZiLOG, use of information, devices, or technology as critical components of life support systems is not authorized. No licenses are conveyed, implicitly or otherwise, by this document under any intellectual property rights.

ZiLOG, Inc. 910 East Hamilton Avenue, Suite 110 Campbell, CA 95008 Telephone (408) 558-8500 FAX (408) 558-8300 Internet: http://www.zilog.com