



Welcome to **E-XFL.COM** 

#### **Understanding Embedded - Microprocessors**

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

## **Applications of Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details	
Product Status	Active
Core Processor	Z8S180
Number of Cores/Bus Width	1 Core, 8-Bit
Speed	20MHz
Co-Processors/DSP	-
RAM Controllers	DRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	-
SATA	-
USB	-
Voltage - I/O	5.0V
Operating Temperature	0°C ~ 70°C (TA)
Security Features	-
Package / Case	80-BQFP
Supplier Device Package	80-QFP
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8s18020fsg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

5




Figure 4. Z8S180/Z8L180 80-Pin QFP Pin Configuration

Table 1. Z8S180/Z8L180 Pin Identification

Pin Num	ber and Packa	age Type	Default	Secondary	
QFP	PLCC	DIP	Function	Function	Control
1	9	8	NMI		
2			NC		
3			NC		
4	10	9	ĪNTO		
5	11	10	ĪNT1		
6	12	11	ĪNT2		
7	13	12	ST		
8	14	13	Α0		
9	15	14	A1		
10	16	15	A2		
11	17	16	А3		
12	18		V <sub>SS</sub>		

## PIN IDENTIFICATION (Continued)

Table 1. Z8S180/Z8L180 Pin Identification (Continued)

OFP     PLCC     DIP     Default Function     Secondary Function       13     19     17     A4       14     NC       15     20     18     A5       16     21     19     A6       17     22     20     A7       18     23     21     A8       19     24     22     A9       20     25     23     A10       21     26     24     A11       22     NC       23     NC       24     27     25     A12       25     28     26     A13       26     29     27     A14       27     30     28     A15       28     31     29     A16       29     32     30     A17	
14   NC     15   20   18   A5     16   21   19   A6     17   22   20   A7     18   23   21   A8     19   24   22   A9     20   25   23   A10     21   26   24   A11     22   NC     23   NC     24   27   25   A12     25   28   26   A13     26   29   27   A14     27   30   28   A15     28   31   29   A16     29   32   30   A17	
15   20   18   A5     16   21   19   A6     17   22   20   A7     18   23   21   A8     19   24   22   A9     20   25   23   A10     21   26   24   A11     22   NC     23   NC     24   27   25   A12     25   28   26   A13     26   29   27   A14     27   30   28   A15     28   31   29   A16     29   32   30   A17	
16   21   19   A6     17   22   20   A7     18   23   21   A8     19   24   22   A9     20   25   23   A10     21   26   24   A11     22   NC     23   NC     24   27   25   A12     25   28   26   A13     26   29   27   A14     27   30   28   A15     28   31   29   A16     29   32   30   A17	
17   22   20   A7     18   23   21   A8     19   24   22   A9     20   25   23   A10     21   26   24   A11     22   NC     23   NC     24   27   25   A12     25   28   26   A13     26   29   27   A14     27   30   28   A15     28   31   29   A16     29   32   30   A17	
18   23   21   A8     19   24   22   A9     20   25   23   A10     21   26   24   A11     22   NC     23   NC     24   27   25   A12     25   28   26   A13     26   29   27   A14     27   30   28   A15     28   31   29   A16     29   32   30   A17	
19   24   22   A9     20   25   23   A10     21   26   24   A11     22   NC     23   NC     24   27   25   A12     25   28   26   A13     26   29   27   A14     27   30   28   A15     28   31   29   A16     29   32   30   A17	
20   25   23   A10     21   26   24   A11     22   NC     23   NC     24   27   25   A12     25   28   26   A13     26   29   27   A14     27   30   28   A15     28   31   29   A16     29   32   30   A17	
21   26   24   A11     22   NC     23   NC     24   27   25   A12     25   28   26   A13     26   29   27   A14     27   30   28   A15     28   31   29   A16     29   32   30   A17	
22 NC   23 NC   24 27 25 A12   25 28 26 A13   26 29 27 A14   27 30 28 A15   28 31 29 A16   29 32 30 A17	
23 NC   24 27 25 A12   25 28 26 A13   26 29 27 A14   27 30 28 A15   28 31 29 A16   29 32 30 A17	
24   27   25   A12     25   28   26   A13     26   29   27   A14     27   30   28   A15     28   31   29   A16     29   32   30   A17	
25   28   26   A13     26   29   27   A14     27   30   28   A15     28   31   29   A16     29   32   30   A17	
26   29   27   A14     27   30   28   A15     28   31   29   A16     29   32   30   A17	
27 30 28 A15   28 31 29 A16   29 32 30 A17	
28 31 29 A16 29 32 30 A17	
29 32 30 A17	
20 NO	
30 NC	
31 33 31 A18 T <sub>OUT</sub> Bit 2 or Bit 3 of TCR	
32 34 32 V <sub>DD</sub>	
33 35 A19	
34 36 33 V <sub>SS</sub>	
35 37 34 D0	
36 38 35 D1	
37 39 36 D2	
38 40 37 D3	
39 41 38 D4	
40 42 39 D5	
41 43 40 D6	
42 NC	
43 NC	
44 44 41 D7	
45 45 42 <u>RTS0</u>	
46 46 43 <u>CTSO</u>	
47 47 44 <u>DCD0</u>	
48 48 45 TXA0	
49 49 46 RXA0	
50 50 47 CKAO DREQO Bit 3 or Bit 5 of DMODE	
51 NC	
52 51 48 TXA1	

#### **ARCHITECTURE**

The Z180 combines a high-performance CPU core with a variety of system and I/O resources useful in a broad range of applications. The CPU core consists of five functional blocks: clock generator, bus state controller, Interrupt controller, memory management unit (MMU), and the central processing unit (CPU). The integrated I/O resources make up the remaining four functional blocks: direct memory access (DMA) control (2 channels), asynchronous serial communication interface (ASCI, 2 channels) programmable reload timers (PRT, 2 channels), and a clock serial I/O (CSI/O) channel.

**Clock Generator.** This logic generates a system clock from an external crystal or clock input. The external clock is divided by 2 or 1 and provides the timing for both internal and external devices.

**Bus State Controller.** This logic performs all of the status and bus-control activity associated with the CPU and some on-chip peripherals. Also includes wait-state timing, reset cycles, DRAM refresh, and DMA bus exchanges.

**Interrupt Controller.** This logic monitors and prioritizes the variety of internal and external interrupts and traps to provide the correct responses from the CPU. To maintain compatibility with the Z80 CPU, three different interrupts modes are supported.

Memory Management Unit. The MMU allows the user to map the memory used by the CPU (logically only 64KB) into the 1-MB addressing range supported by the Z8S180/Z8L180. The organization of the MMU object

code maintains compatibility with the Z80 CPU, while offering access to an extended memory space. Accomplished by using an effective common-area/banked-area scheme.

Central Processing Unit. The CPU is microcoded to provide a core that is object-code compatible with the Z80 CPU. It also provides a superset of the Z80 instruction set, including 8-bit multiplication. The core is modified to allow many of the instructions to execute in fewer clock cycles.

**DMA Controller.** The DMA controller provides high-speed transfers between memory and I/O devices. Transfer operations supported are memory-to-memory, memory to/from I/O, and I/O-to-I/O. Transfer modes supported are request, burst, and cycle steal. DMA transfers can access the full 1-MB address range with a block length up to 64 KB, and can cross over 64K boundaries.

#### Asynchronous Serial Communication Interface (ASCI).

The ASCI logic provides two individual full-duplex UARTs. Each channel includes a programmable baud rate generator and modem control signals. The ASCI channels can also support a multiprocessor communication format as well as break detection and generation

Programmable Reload Timers (PRT). This logic consists of two separate channels, each containing a 16-bit counter (timer) and count reload register. The time base for the counters is derived from the system clock (divided by 20) before reaching the counter. PRT channel 1 provides an optional output to allow for waveform generation.

#### **OPERATION MODES**

**Z80** versus **64180** Compatibility. The Z8S180/Z8L180 is descended from two different "ancestor" processors, ZiLOG's original Z80 and the Hitachi 64180. The Operating Mode Control Register (OMCR), illustrated in Figure 8, can be programmed to select between certain Z80 and 64180 differences.




Figure 8. Operating Control Register (OMCR: I/O Address = 3EH)

M1E ( $\overline{M1}$  Enable). This bit controls the  $\overline{M1}$  output and is set to a 1 during RESET.

When M1E = 1, the  $\overline{\text{M1}}$  output is asserted Low during opcode fetch cycles, Interrupt Acknowledge cycles, and the first machine cycle of an  $\overline{\text{NMI}}$  acknowledge.

On the Z8S180/Z8L180, this choice makes the processor fetch a RETI instruction one time. When fetching a RETI from a zero-wait-state memory location, the processor uses three clock bus cycles. These bus cycles are not fully Z80-timing compatible.

When M1E = 0, the processor does not drive  $\overline{\text{M1}}$  Low during the instruction fetch cycles. After fetching a RETI instruction with normal timing, the processor goes back and refetches the instruction using fully Z80-compatible cycles that include driving  $\overline{\text{M1}}$  Low. This option may be required by some external Z80 peripherals to properly decode the RETI instruction. Figure 9 and Table 5 show the RETI sequence when M1E is 0.




Figure 9. RETI Instruction Sequence with M1E = 0




Figure 11. I/O Read and Write Cycles with  $\overline{IOC} = 1$ 

When  $\overline{\text{IOC}} = 0$ , the timing of the  $\overline{\text{IORQ}}$  and  $\overline{\text{RD}}$  signals match the timing of the Z80. The  $\overline{\text{IORQ}}$  and  $\overline{\text{RD}}$  signals go active as a result of the rising edge of T2. (Figure 12.)




Figure 12. I/O Read and Write Cycles with  $\overline{IOC} = 0$ 

#### **HALT and Low-Power Operating Modes.** The

Z8S180/Z8L180 can operate in seven modes with respect to activity and power consumption:

- Normal Operation
- HALT Mode
- IOSTOP Mode
- SLEEP Mode
- SYSTEM STOP Mode
- IDLE Mode
- STANDBY Mode (with or without QUICK RECOVERY)

**Normal Operation.** In this state, the Z8S180/Z8L180 processor is fetching and running a program. All enabled functions and portions of the device are active, and the HALT pin is High.

**HALT Mode.** This mode is entered by the HALT instruction. Thereafter, the Z8S180/Z8L180 processor continually fetches the following opcode but does not execute it and drives the  $\overline{\text{HALT}}$ , ST and  $\overline{\text{M1}}$  pins all Low. The oscillator and PHI pin remain Active. Interrupts and bus granting to external Masters, and DRAM refresh can occur, and all onchip I/O devices continue to operate including the DMA channels.

## **AC CHARACTERISTICS—Z8S180**

Table 8. Z8S180 AC Characteristics  $V_{DD}=5V~\pm10\%$  or  $V_{DD}=3.3V~\pm10\%$ ; 33-MHz Characteristics Apply Only to 5V Operation

			Z8S180-	-20 MHz	Z8S180-	-33 MHz	
Number	Symbol	Item	Min	Max	Min	Max	Unit
1	t <sub>CYC</sub>	Clock Cycle Time	50	DC	30	DC	ns
2	t <sub>CHW</sub>	Clock "H" Pulse Width	15	_	10	_	ns
3	t <sub>CLW</sub>	Clock "L" Pulse Width	15	_	10	_	ns
4	t <sub>CF</sub>	Clock Fall Time	_	10	_	5	ns
5	t <sub>CR</sub>	Clock Rise Time	_	10	_	5	ns
6	t <sub>AD</sub>	PHI Rise to Address Valid Delay	_	30	_	15	ns
7	t <sub>AS</sub>	Address Valid to MREQ Fall or IORQ Fall)	5	_	5	_	ns
8	t <sub>MED1</sub>	PHI Fall to MREQ Fall Delay	_	25	_	15	ns
9	t <sub>RDD1</sub>	PHI Fall to $\overline{RD}$ Fall Delay $\overline{IOC} = 1$	_	25	_	15	ns
		PHI Rise to $\overline{RD}$ Rise Delay $\overline{IOC} = 0$	_	25	_	15	_
10	t <sub>M1D1</sub>	PHI Rise to M1 Fall Delay	_	35	_	15	ns
11	t <sub>AH</sub>	Address Hold Time from MREQ, IOREQ, RD, WR High	5	_	5	_	ns
12	t <sub>MED2</sub>	PHI Fall to MREQ Rise Delay	_	25	_	15	ns
13	t <sub>RDD2</sub>	PHI Fall to RD Rise Delay	_	25	_	15	ns
14	t <sub>M1D2</sub>	PHI Rise to M1 Rise Delay	_	40	_	15	ns
15	t <sub>DRS</sub>	Data Read Set-up Time	10	_	5	_	ns
16	t <sub>DRH</sub>	Data Read Hold Time	0	_	0	_	ns
17	t <sub>STD1</sub>	PHI Fall to ST Fall Delay	_	30	_	15	ns
18	t <sub>STD2</sub>	PHI Fall to ST Rise Delay	_	30	_	15	ns
19	t <sub>WS</sub>	WAIT Set-up Time to PHI Fall	15	_	10	_	ns
20	t <sub>WH</sub>	WAIT Hold Time from PHI Fall	10	_	5	_	ns
21	t <sub>WDZ</sub>	PHI Rise to Data Float Delay	_	35	_	20	ns
22	t <sub>WRD1</sub>	PHI Rise to WR Fall Delay	_	25	_	15	ns
23	t <sub>WDD</sub>	PHI Fall to Write Data Delay Time	_	25	_	15	ns
24	t <sub>WDS</sub>	Write Data Set-up Time to WR Fall	10	_	10	_	ns
25	t <sub>WRD2</sub>	PHI Fall to WR Rise Delay	_	25	_	15	ns
26	t <sub>WRP</sub>	WR Pulse Width (Memory Write Cycle)	80	_	45	_	ns
26a		WR Pulse Width (I/O Write Cycle)	150	_	70	_	ns
27	t <sub>WDH</sub>	Write Data Hold Time from WR Rise	10	_	5	_	ns
28	t <sub>IOD1</sub>	PHI Fall to $\overline{IORQ}$ Fall Delay $\overline{IOC} = 1$	_	25	_	15	ns
		PHI Rise to $\overline{IORQ}$ Fall Delay $\overline{IOC} = 0$	_	25	_	15	=
29	$t_{\text{IOD2}}$	PHI Fall to IORQ Rise Delay	_	25	_	15	ns
30	t <sub>IOD3</sub>	M1 Fall to IORQ Fall Delay	125	_	80	_	ns
31	t <sub>INTS</sub>	INT Set-up Time to PHI Fall	20		15	_	ns

## AC CHARACTERISTICS—Z8S180 (Continued)

Table 8. Z8S180 AC Characteristics (Continued)  $V_{DD}=5V\pm10\%$  or  $V_{DD}=3.3V\pm10\%$ ; 33-MHz Characteristics Apply Only to 5V Operation

			Z8S180	—20 MHz	Z8S180	-33 MHz	
Number	Symbol	Item	Min	Max	Min	Max	Unit
32	t <sub>INTH</sub>	INT Hold Time from PHI Fall	10	_	10	_	ns
33	t <sub>NMIW</sub>	NMI Pulse Width	35	_	25	_	ns
34	t <sub>BRS</sub>	BUSREQ Set-up Time to PHI Fall	10	_	10	_	ns
35	t <sub>BRH</sub>	BUSREQ Hold Time from PHI Fall	10	_	10		ns
36	t <sub>BAD1</sub>	PHI Rise to BUSACK Fall Delay	_	25	_	15	ns
37	t <sub>BAD2</sub>	PHI Fall to BUSACK Rise Delay	_	25	_	15	ns
38	t <sub>BZD</sub>	PHI Rise to Bus Floating Delay Time		40	_	30	ns
39	t <sub>MEWH</sub>	MREQ Pulse Width (High)	35	_	25	_	ns
40	t <sub>MEWL</sub>	MREQ Pulse Width (Low)	35	_	25	_	ns
41	t <sub>RFD1</sub>	PHI Rise to RFSH Fall Delay	_	20	_	15	ns
42	t <sub>RFD2</sub>	PHI Rise to RFSH Rise Delay	_	20	_	15	ns
43	t <sub>HAD1</sub>	PHI Rise to HALT Fall Delay	_	15	_	15	ns
44	t <sub>HAD2</sub>	PHI Rise to HALT Rise Delay	_	15	_	15	ns
45	t <sub>DRQS</sub>	DREQ1 Set-up Time to PHI Rise	20	_	15	_	ns
46	t <sub>DRQH</sub>	DREQ1 Hold Time from PHI Rise	20	_	15	_	ns
47	t <sub>TED1</sub>	PHI Fall to TENDi Fall Delay	_	25	_	15	ns
48	t <sub>TED2</sub>	PHI Fall to TENDi Rise Delay	_	25	_	15	ns
49	t <sub>ED1</sub>	PHI Rise to E Rise Delay	_	30	_	15	ns
50	t <sub>ED2</sub>	PHI Fall or Rise to E Fall Delay	_	30	_	15	ns
51	P <sub>WEH</sub>	E Pulse Width (High)	25	_	20	_	ns
52	P <sub>WEL</sub>	E Pulse Width (Low)	50	_	40	_	ns
53	t <sub>Er</sub>	Enable Rise Time	_	10	_	10	ns
54	t <sub>Ef</sub>	Enable Fall Time	_	10	_	10	ns
55	t <sub>TOD</sub>	PHI Fall to Timer Output Delay	_	75	_	50	ns
56	t <sub>STDI</sub>	CSI/O Transmit Data Delay Time (Internal Clock Operation)	_	2	_	2	tcyc
57	t <sub>STDE</sub>	CSI/O Transmit Data Delay Time (External Clock Operation)	_	7.5 t <sub>CYC</sub> +75	-	75 t <sub>CYC</sub> +60	ns
58	t <sub>SRSI</sub>	CSI/O Receive Data Set-up Time (Internal Clock Operation)	1	_	1	_	tcyc
59	t <sub>SRHI</sub>	CSI/O Receive Data Hold Time (Internal Clock Operation)	1	_	1	_	tcyc
60	t <sub>SRSE</sub>	CSI/O Receive Data Set-up Time (External Clock Operation)	1	_	1	_	tcyc
61	t <sub>SRHE</sub>	CSI/O Receive Data Hold Time (External Clock Operation)	1	_	1	_	tcyc
62	t <sub>RES</sub>	RESET Set-up Time to PHI Fall	40	_	25	_	ns

# Table 8. Z8S180 AC Characteristics (Continued) $V_{DD}=5V\pm10\%$ or $V_{DD}=3.3V\pm10\%$ ; 33-MHz Characteristics Apply Only to 5V Operation

			Z8S180-20 MHz Z8S180-33 MHz			_	
Number	Symbol	Item	Min	Max	Min	Max	Unit
63	t <sub>REH</sub>	RESET Hold Time from PHI Fall	25	_	15	_	ns
64	t <sub>OSC</sub>	Oscillator Stabilization Time	_	20	_	20	ns
65	t <sub>EXR</sub>	External Clock Rise Time (EXTAL)	_	5	_	5	ns
66	t <sub>EXF</sub>	External Clock Fall Time (EXTAL)	_	5	_	5	ns
67	t <sub>RR</sub>	RESET Rise Time	_	50	_	50	ms
68	t <sub>RF</sub>	RESET Fall Time	_	50	_	50	ms
69	t <sub>IR</sub>	Input Rise Time (except EXTAL, RESET)	_	50		50	ns
70	t <sub>IF</sub>	Input Fall Time (except EXTAL, RESET)	_	50	_	50	ns

## **TIMING DIAGRAMS** (Continued)





Figure 22. CPU Timing ( $\overline{IOC} = 0$ ) (I/O Read Cycle, I/O Write Cycle)



#### Notes:

 $^*T_{DRQS}$  and  $T_{DRQH}$  are specified for the rising edge of the clock followed by  $T_3$ .

Figure 23. DMA Control Signals

 $<sup>**</sup>T_{DRQS}$  and  $T_{DRQH}$  are specified for the rising edge of the clock.

#### **ASCI CHANNEL CONTROL REGISTER B**

ASCI Control Register B 0 (CNTLB0: I/O Address = 02H) ASCI Control Register B 1 (CNTLB1: I/O Address = 03H) Bit 7 5 0 CTS/ PS MP **MPBT** PEO DR SS2 SS1 SS<sub>0</sub> R/W R/W R/W R/W R/W R/W R/W R/W

Figure 34. ASCI Channel Control Register B

MPBT: Multiprocessor Bit Transmit (Bit 7). When multiprocessor communication format is selected (MP bit = 1), MPBT is used to specify the MPB data bit for transmission. If MPBT = 1, then MPB = 1 is transmitted. If MPBT = 0, then MPB = 0 is transmitted. The MPBT state is undefined during and after RESET.

MP: Multiprocessor Mode (Bit 6). When MP is set to 1, the data format is configured for multiprocessor mode based on MOD2 (number of data bits) and MOD0 (number of stop bits) in CNTLA. The format is as follows:

Start bit + 7 or 8 data bits + MPB bit + 1 or 2 stop bits

Multiprocessor (MP = 1) format offers no provision for parity. If MP = 0, the data format is based on MOD0, MOD1, MOD2, and may include parity. The MP bit is cleared to 0 during RESET.

CTS/PS: Clear to Send/Prescale (Bit 5). When read, CTS/PS reflects the state of the external CTS input. If the CTS input pin is High, CTS/PS is read as 1.

**Note:** When the  $\overline{CTS}$  input pin is High, the TDRE bit is inhibited (that is, held at 0).

For channel 1, the  $\overline{\text{CTS}}$  input is multiplexed with RXS pin (Clocked Serial Receive Data). Thus,  $\overline{\text{CTS}}/\text{PS}$  is only valid when read if the channel 1 CTS1E bit = 1 and the  $\overline{\text{CTS}}$  input pin function is selected. The READ data of  $\overline{\text{CTS}}/\text{PS}$  is not affected by  $\overline{\text{RESET}}$ .

If the SS2-0 bits in this register are not 111, and the BRG mode bit in the ASEXT register is 0, then writing to this bit sets the prescale (PS) control. Under those circumstances, a 0 indicates a divide-by-10 prescale function while a 1 indicates divide-by-30. The bit resets to 0.

**PEO:** Parity Even Odd (Bit 4) . PEO selects oven or odd parity. PEO does not affect the enabling/disabling of parity (MOD1 bit of CNTLA). If PEO is cleared to 0, even parity is selected. If PEO is set to 1, odd parity is selected. PEO is cleared to 0 during RESET.

**DR: Divide Ratio (Bit 3).** If the X1 bit in the ASEXT register is 0, this bit specifies the divider used to obtain baud rate from the data sampling clock. If DR is reset to 0, divideby-16 is used, while if DR is set to 1, divide-by-64 is used. DR is cleared to 0 during RESET.

**SS2,1,0:** Source/Speed Select 2,1,0 (Bits 2–0). First, if these bits are 111, as they are after a RESET, the CKA pin is used as a clock input, and is divided by 1, 16, or 64 depending on the DR bit and the X1 bit in the ASEXT register.

If these bits are not 111 and the BRG mode bit is ASEXT is 0, then these bits specify a power-of-two divider for the PHI clock as indicated in Table 10.

Setting or leaving these bits as 111 makes sense for a channel only when its CKA pin is selected for the CKA function. CKAO/CKS offers the CKAO function when bit 4 of the System Configuration Register is 0. DCDO/CKA1 offers the CKA1 function when bit 0 of the Interrupt Edge register is 1.

Table 10. Divide Ratio

SS2	SS1	SS0	Divide Ratio
0	0	0	÷1
0	0	1	÷2
0	1	0	÷4
0	1	1	÷8
1	0	0	÷16
1	0	1	÷32
1	1	0	÷64
1	1	1	External Clock

ASCIO requests an interrupt when  $\overline{DCDO}$  goes High. RIE is cleared to 0 by RESET.

**DCDO:** Data Carrier Detect (Bit 2 STATO). This bit is set to 1 when the pin is High. It is cleared to 0 on the first READ of STATO following the pin's transition from High to Low and during RESET. When bit 6 of the ASEXTO register is 0 to select auto-enabling, and the pin is negated (High), the receiver is reset and its operation is inhibited.

CTS1E: Clear To Send (Bit 2 STAT1). Channel 1 features an external CTS1 input, which is multiplexed with the receive data pin RSX for the CSI/O. Setting this bit to 1 selects the CTS1 function; clearing the bit to 0 selects the RXS function.

**TDRE:** Transmit Data Register Empty (Bit 1). TDRE = 1 indicates that the TDR is empty and the next transmit data byte is written to TDR. After the byte is written to TDR, TDRE is cleared to 0 until the ASCI transfers the byte from TDR to the TSR and then TDRE is again set to 1. TDRE is set to 1 in IOSTOP mode and during RESET. On ASCIO, if the  $\overline{\text{CTSO}}$  pin is auto-enabled in the ASEXTO register and the pin is High, TDRE is reset to 0.

**TIE: Transmit Interrupt Enable (Bit 0).** TIE should be set to 1 to enable ASCI transmit interrupt requests. If TIE = 1, an interrupt is requested when TDRE = 1. TIE is cleared to 0 during RESET.

#### **ASCI TRANSMIT DATA REGISTERS**

Register addresses 06H and 07H hold the ASCI transmit data for channel 0 and channel 1, respectively.

## **ASCI Transmit Data Registers Channel 0**

#### Mnemonic TDR0 Address 06H




Figure 36. ASCI Register

## **ASCI Transmit Data Registers Channel 1**

#### Mnemonic TDR1 Address 07H




Figure 37. ASCI Register

#### **ASCI RECEIVE REGISTER**

Register addresses 08H and 09H hold the ASCI receive data for channel 0 and channel 1, respectively.

#### **ASCI Receive Register Channel 0**

#### Mnemonic RDR0 Address 08H




Figure 38. ASCI Receive Register Channel 0

## **ASCI Receive Register Channel 1**

#### Mnemonic RDR1 Address 09H




Figure 39. ASCI Receive Register Channel 1

#### CSI/O CONTROL/STATUS REGISTER

The CSI/O Control/Status Register (CNTR) is used to monitor CSI/O status, enable and disable the CSI/O, enable and

disable interrupt generation, and select the data clock speed and source.




Figure 40. CSI/O Control Register (CNTR: I/O Address = 000AH)

**EF:** End Flag (Bit 7). EF is set to 1 by the CSI/O to indicate completion of an 8-bit data transmit or receive operation. If End Interrupt Enable (EIE) bit = 1 when EF is set to 1, a CPU interrupt request is generated. Program access of TRDR only occurs if EF = 1. The CSI/O clears EF to 0 when TRDR is read or written. EF is cleared to 0 during RESET and IOSTOP mode.

**EIE:** End Interrupt Enable (Bit 6). EIE is set to 1 to generate a CPU interrupt request. The interrupt request is inhibited if EIE is reset to 0. EIE is cleared to 0 during RESET.

**RE:** Receive Enable (Bit 5). A CSI/O receive operation is started by setting RE to 1. When RE is set to 1, the data clock is enabled. In internal clock mode, the data clock is output from the CKS pin. In external clock mode, the clock is input on the CKS pin. In either case, data is shifted in on the RXS

pin in synchronization with the (internal or external) data clock. After receiving 8 bits of data, the CSI/O automatically clears RE to 0, EF is set to 1, and an interrupt (if enabled by EIE = 1) is generated. RE and TE are never both set to 1 at the same time. RE is cleared to 0 during RESET and IOSTOP mode.

**TE: Transmit Enable (Bit 4).** A CSI/O transmit operation is started by setting TE to 1. When TE is set to 1, the data clock is enabled. When in internal clock mode, the data clock is output from the CKS pin. In external clock mode, the clock is input on the CKS pin. In either case, data is shifted out on the TXS pin synchronous with the (internal or external) data clock. After transmitting 8 bits of data, the CSI/O automatically clears TE to 0, sets EF to 1, and requests an interrupt if enabled by EIE = 1. TE and RE are

never both set to 1 at the same time. TE is cleared to 0 during RESET and IOSTOP mode.

SS2, 1, 0: Speed Select 2, 1, 0 (Bits 2–0). SS2, SS1 and SS0 select the CSI/O transmit/receive clock source and speed. SS2, SS1 and SS0 are all set to 1 during RESET. Table 11 indicates CSI/O Baud Rate Selection.

Table 11. CSI/O Baud Rate Selection

SS2	SS1	SS0	Divide Ratio
0	0	0	÷20
0	0	1	÷40
0	1	0	÷80
0	1	1	÷160
1	0	0	÷320
1	0	1	÷640
1	1	0	÷1280
1	1	1	External Clock Input (Less Than ÷20)

After  $\overline{\text{RESET}}$ , the CKS pin is configured as an external clock input (SS2, SS1, SS0 = 1). Changing these values causes CKS to become an output pin and the selected clock is output when transmit or receive operations are enabled.

## CSI/O Transmit/Receive Data Register

#### Mnemonic TRDR Address 0BH




Figure 41. CSI/O Transmit/Receive Data Register

## Timer Data Register Channel 0 Low Mnemonic TMDR0L Address 0CH




Figure 42. Timer Register Channel 0 Low

## **Timer Data Register Channel 0H**

## Mnemonic TMDR0H Address 0DH




Figure 43. Timer Data Register Channel 0 High

#### **Timer Reload Register Channel 0 Low**

Mnemonic RLDR0L Address 0EH




Figure 44. Timer Reload Register Low

#### **Timer Reload Register Channel 0 High**

Mnemonic RLDR0H Address 0FH




Figure 45. Timer Reload Register Channel 0 High

#### TIMER CONTROL REGISTER

The Timer Control Register (TCR) monitors both channels (PRTO, PRT1) TMDR status. It also controls the enabling

and disabling of down-counting and interrupts, and controls the output pin A18/T<sub>OUT</sub> for PRT1.




Figure 46. Timer Control Register (TCR: I/O Address = 10H)

TIF1: Timer Interrupt Flag 1 (Bit 7). When TMDR1 decrements to 0, TIF1 is set to 1. This condition generates an interrupt request if enabled by TIE1 = 1. TIF1 is reset to 0 when TCR is read and the higher or lower byte of TMDR1 is read. During RESET, TIF1 is cleared to 0.

**TIFO:** Timer Interrupt Flag 0 (Bit 6). When TMDRO decrements to 0, TIFO is set to 1. This condition generates an interrupt request if enabled by TIEO = 1. TIFO is reset to 0 when TCR is read and the higher or lower byte of TMDRO is read. During RESET, TIFO is cleared to 0.

**TIE1: Timer Interrupt Enable 1 (Bit 5).** When TIE0 is set to 1, TIF1 = 1 generates a CPU interrupt request. When TIE0 is reset to 0, the interrupt request is inhibited. During RESET, TIE0 is cleared to 0.

**TOC1**, **0**: **Timer Output Control (Bits 3, 2)**. TOC1 and TOC0 control the output of PRT1 using the multiplexed A18/T<sub>OUT</sub> pin as indicated in Table 12. During RESET, TOC1 and TOC0 are cleared to 0. If bit 3 of the IAR1B register is 1, the T<sub>OUT</sub> function is selected. By programming

TOC1 and TOC0, the A18/T<sub>OUT</sub> pin can be forced High, Low, or toggled when TMDR1 decrements to 0.

Table 12. Timer Output Control

TOC1	TOC0		Output
0	0	Inhibited	The A18/T <sub>OUT</sub> pin is not
			affected by the PRT
0	1	Toggled	If bit 3 of IAR1B is 1, the
1	0	0	A18/T <sub>OUT</sub> pin is toggled or
1	1	1	set Low or High as indicated

**TDE1**, **0**: **Timer Down Count Enable (Bits 1, 0)**. TDE1 and TDE0 enable and disable down-counting for TMDR1 and TMDR0, respectively. When TDEn (n = 0,1) is set to 1, down-counting is stopped and TMDRn is freely read or written. TDE1 and TDE0 are cleared to 0 during RESET and TMDRn does not decrement until TDEn is set to 1.

## ASCI EXTENSION CONTROL REGISTER CHANNEL 0 AND CHANNEL 1 (Continued)

## **Timer Data Register Channel 1 Low**

Mnemonic TMDR1L Address 14H




Figure 48. Timer Data Register 1 Low

## **Timer Reload Register Channel 1 High**

Mnemonic RLDR1H Address 17H




Figure 51. Timer Reload Register Channel 1 High

## **Timer Data Register Channel 1 High**

Mnemonic TMDR1H Address 15H




Figure 49. Timer Data Register 1 High

## Free Running Counter (Read Only)

Mnemonic FRC Address 18H




Figure 52. Free Running Counter

## **Timer Reload Register Channel 1 Low**

Mnemonic RLDR1L Address 16




Figure 50. Timer Reload Channel 1 Low

#### DMA SOURCE ADDRESS REGISTER CHANNEL 0

The DMA Source Address Register Channel 0 specifies the physical source address for channel 0 transfers. The register contains 20 bits and can specify up to 1024 KB memory addresses or up to 64-KB I/O addresses. Channel 0 source can be memory, I/O, or memory mapped I/O. For I/O, bits 17–16 of this register identify the Request Handshake signal.

#### **DMA Source Address Register, Channel 0 Low**

#### Mnemonic SAR0L Address 20H




Figure 55. DMA Source Address Register 0 Low

# DMA Source Address Register, Channel 0 High

Mnemonic SAR0H Address 21H




Figure 56. DMA Source Address Register 0 High

## **DMA Source Address Register Channel 0B**

#### Mnemonic SAR0B Address 22H




Figure 57. DMA Source Address Register 0B

If the source is in I/O space, bits 1–0 of this register select the DMA request signal for DMA0, as follows:

Bit 1 (A17)	Bit 0 (A16)	DMA Transfer Request
0	0	DREQ0 (external)
0	1	RDRF (ASCIO)
1	0	RDRF (ASCI1)
1	1	Reserved

#### **DMA/WAIT CONTROL REGISTER**

The DMA/WAIT Control Register (DCNTL) controls the insertion of wait states into DMAC (and CPU) accesses of memory or I/O. Also, the register defines the Request signal

for each channel as level or edge sense. DCNTL also sets the DMA transfer mode for channel 1, which is limited to memory to/from I/O transfers.




Figure 73. DMA/WAIT Control Register (DCNTL: I/O Address = 32H)

MWI1, MWI0: Memory Wait Insertion (Bits 7–6). This bit specifies the number of wait states introduced into CPU or DMAC memory access cycles. MWI1 and MWI0 are set to 1 during RESET.

MWI1	MWIO	Wait State
0	0	0
0	1	1
1	0	2
1	1	3

**IWI1, IWI0:** I/O Wait Insertion (Bits 5–4). This bit specifies the number of wait states introduced into CPU or DMAC I/O access cycles. IWI1 and IWI0 are set to 1 during RESET.

IWIO	Wait State
0	1
1	2
0	3
1	4
	0 1 0 1

**Note:** These wait states are added to the 3-clock I/O cycle that is used to access the on-chip I/O registers. It is equally valid to regard these as 0 to 3 wait states added to a 4-clock external I/O cycle.

**DMS1**, **DMS0**: **DMA** Request Sense (Bits 3–2). DMS1 and DMS0 specify the DMA request sense for channel 0 and channel 1 respectively. When reset to 0, the input is level sense. When set to 1, the input is edge sense. DMS1 and DMS0 are cleared to 0 during RESET.

DMSi	Sense
1	Edge Sense
0	Level Sense

Typically, for an input/source device, the associated DMS bit should be programmed as 0 for level sense. The device takes a relatively long time to update its Request signal after the DMA channel reads data (in the first of the two machine cycles involved in transferring a byte).

An output/destination device takes much less time to update its Request signal after the DMA channel starts a WRITE operation to it (the second machine cycle of the two cycles involved in transferring a byte). With zero-wait state I/O cycles, a device cannot update its request signal in the required time, so edge sensing must be used.

A one-wait-state I/O cycle also does not provide sufficient time for updating, so edge sensing is again required.

**DIM1**, **DIM0**: **DMA Channel 1 I/O** and **Memory Mode (Bits 1–0)**. Specifies the source/destination and address modifier for channel 1 memory to/from I/O transfer modes. DIM1 and DIM0 are cleared to 0 during RESET.

Table 17. Channel 1 Transfer Mode

DIM1	DMIO	Transfer Mode	Address Increment/Decrement
DIIVI	DIVIIO	Transfer Wiode	mcrement/Decrement
0	0	Memory→I/O	MAR1 +1, IAR1 fixed
0	1	Memory→I/O	MAR1 -1, IAR1 fixed
1	0	I/O→Memory	IAR1 fixed, MAR1 +1
1	1	I/O→Memory	IAR1 fixed, MAR1 -1




Figure 76. TRAP Timing—3<sup>rd</sup> Opcode Undefined

## **PACKAGE INFORMATION**




Figure 85. 64-Pin DIP Package Diagram




Figure 86. 80-Pin QFP Package Diagram




Figure 87. 68-Pin PLCC Package Diagram