
Zilog - Z8S18020PSC Datasheet





Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**


Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in


Product Status	
Troduct Status	Obsolete
Core Processor	Z8S180
Number of Cores/Bus Width	1 Core, 8-Bit
Speed	20MHz
Co-Processors/DSP	-
RAM Controllers	DRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	
SATA	-
USB	-
Voltage - I/O	5.0V
Operating Temperature	0°C ~ 70°C (TA)
Security Features	
Package / Case	64-DIP (0.750", 19.05mm)
Supplier Device Package	64-DIP
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8s18020psc

Email: info@E-XFL.COM

- - --

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





Pin Num	ber and Packa	age Type	Default	Secondary	
QFP	PLCC	DIP	Function	Function	Control
1	9	8	NMI		
2			NC		
3			NC		
4	10	9	INTO		
5	11	10	INT1		
6	12	11	INT2		
7	13	12	ST		
8	14	13	AO		
9	15	14	A1		
10	16	15	A2		
11	17	16	A3		
12	18		V _{SS}		

Table 1. Z8S180/Z8L180 Pin Identification

Pin Number and Package Type		ige Type	Default	Secondary	
ΩFP	PLCC	DIP	Function	Function	Control
53	52		TEST		
54	53	49	RXA1		
55	54	50	CKA1	TENDO	Bit 4 of CNTLA1
56	55	51	TXS		
57	56	52	RXS	CTS1	Bit 2 of STAT1
58	57	53	CKS		
59	58	54	DREQ1		
60	59	55	TEND1		
61	60	56	HALT		
62			NC		
63			NC		
64	61	57	RFSH		
65	62	58	IORQ		
66	63	59	MREQ		
67	64	60	E		
68	65	61	M1		
69	66	62	WR		
70	67	63	RD		
71	68	64	PHI		
72	1	1	V _{SS}		
73	2		V _{SS}		
74	3	2	XTAL		
75			NC		
76	4	3	EXTAL		
77	5	4	WAIT		
78	6	5	BUSACK		
79	7	6	BUSREQ		
80	8	7	RESET		

Table 1. Z8S180/Z8L180 Pin Identification (Continued)

PIN IDENTIFICATION (Continued)

Pin Num	ber and Packa	age Type		Pin Status			
QFP	PLCC	DIP	Default Function	Secondary Function	RESET	BUSACK	SLEEP
76	4	3	EXTAL		IN	IN	IN
77	5	4	WAIT		IN	IN	IN
78	6	5	BUSACK		High	OUT	OUT
79	7	6	BUSREQ		IN	IN	IN
80	8	7	RESET		IN	IN	IN

PIN DESCRIPTIONS (Continued)

ways recognized at the end of an instruction, regardless of the state of the interrupt-enable flip-flops. This signal forces CPU execution to continue at location 0066H.

PHI. System Clock (Output). The output is used as a reference clock for the MPU and the external system. The frequency of this output may be one-half, equal to, or twice the crystal or input clock frequency.

RD. Read (Output, active Low, 3-state). **RD** indicates that the CPU wants to read data from either memory or an I/O device. The addressed I/O or memory device should use this signal to gate data onto the CPU data bus.

RFSH. Refresh (Output, active Low). Together with $\overline{\text{MREQ}}$, RFSH indicates that the current CPU machine cycle and the contents of the address bus should be used for refresh of dynamic memories. The low-order 8 bits of the address bus (A7–A0) contain the refresh address. *This signal is analogous* to the \overline{REF} signal of the Z64180.

RTSO. Request to Send 0 (Output, active Low); a programmable MODEM control signal for ASCI channel 0.

RXA0, **RXA1**. Receive Data 0 and 1 (Input). These signals are the receive data for the ASCI channels.

RXS. Clocked Serial Receive Data (Input). This line is the receive data for the CSI/O channel. RXS is multiplexed with the $\overline{\text{CTS1}}$ signal for ASCI channel 1.

ST. Status (Output). This signal is used with the $\overline{M1}$ and \overline{HALT} output to decode the status of the CPU machine cycle. See Table 3.

Table 3. Status Summary

ST	HALT	M1	Operation
0	1	0	CPU Operation (1st Opcode Fetch)
1	1	0	CPU Operation (2nd Opcode and 3rd Opcode Fetch)
1	1	1	CPU Operation (MC Except Opcode Fetch)
0	Х	1	DMA Operation
0	0	0	HALT Mode
1	0	1	SLEEP Mode (Including SYSTEM STOP Mode)
Notes: X = Do not care.			

MC = Machine Cycle.

TENDO, **TEND1**. Transfer End 0 and 1 (Outputs, active Low). This output is asserted active during the most recent WRITE cycle of a DMA operation. It is used to indicate the end of the block transfer. **TENDO** is multiplexed with CKA1.

TEST. Test (Output, not in DIP version). This pin is for test and should be left open.

 T_{OUT} . Timer Out (Output). T_{OUT} is the output from PRT channel 1. This line is multiplexed with A18 of the address bus.

TXAO, TXA1. Transmit Data 0 and 1 (Outputs). These signals are the transmitted data from the ASCI channels. Transmitted data changes are with respect to the falling edge of the transmit clock.

TXS. Clocked Serial Transmit Data (Output). This line is the transmitted data from the CSI/O channel.

WAIT. Wait (Input, active Low). WAIT indicates to the MPU that the addressed memory or I/O devices are not ready for data transfer. This input is sampled on the falling edge of T2 (and subsequent WAIT states). If the input is sampled Low, then the additional WAIT states are inserted until the WAIT input is sampled High, at which time execution continues.

WR. WRITE (Output, active Low, 3-state). WR indicates that the CPU data bus holds valid data to be stored at the addressed I/O or memory location.

XTAL. Crystal Oscillator Connection (Input). This pin should be left open if an external clock is used instead of a crystal. The oscillator input is not a TTL level (see <u>DC Characteristics</u>).

Several pins are used for different conditions, depending on the circumstance.

STANDARD TEST CONDITIONS

The following standard test conditions_apply to <u>DC Characteristics</u>, unless otherwise noted. All voltages are referenced to V_{SS} (0V). Positive current flows into the referenced pin.

All AC parameters assume a load capacitance of 100 pF. Add a 10-ns delay for each 50-pF increase in load up to a maximum of 200 pF for the data bus and 100 pF for the address and control lines. AC timing measurements are referenced to V_{OL} MAX or V_{OL} MIN as indicated in Figures 20 through 30 (except for CLOCK, which is referenced to the 10% and 90% points). Ordering Information lists temperature ranges and product numbers. Find package drawings in Package Information.




Figure 19. AC Parameter Test Circuit

ABSOLUTE MAXIMUM RATINGS

ltem	Symbol	Value	Unit
Supply Voltage	V _{DD}	-0.3 ~ +7.0	V
Input Voltage	$V_{ N }$	$-0.3 \sim V_{cc} + 0.3$	V
Operating Temperature	T _{OPR}	0 ~ 70	°C
Extended Temperature	T _{EXT}	-40 ~ 85	°C
Storage Temperature	T _{STG}	-55 ~ +150	°C

Note: Permanent damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability.

DC CHARACTERISTICS-Z8S180


Table 6.	Z8S1	80 DC (Charact	eristics
V_{DD}	= 5V	±10%;	$V_{SS} =$	0V

Symbol	ltem	Condition	Min	Тур	Max	Unit
V _{IH1}	Input H Voltage RESET, EXTAL, NMI		V _{DD} -0.6	_	V _{DD} +0.3	V
V _{IH2}	Input H Voltage Except RESET, EXTAL, NMI		2.0	_	V _{DD} +0.3	V
V _{IH3}	Input H Voltage CKS, CKA0, CKA1		2.4	—	V _{DD} +0.3	V
V _{IL1}	Input L Voltage RESET, EXTAL, NMI		-0.3	_	0.6	V
V _{IL2}	Input L Voltage Except RESET, EXTAL, NMI		-0.3	_	0.8	V
V _{OH}	Outputs H Voltage	I _{OH} = -200 μA	2.4	_	_	V
	All outputs	$I_{OH} = -20 \ \mu A$	V _{DD} –1.2		_	
V _{OL}	Outputs L Voltage All outputs	$I_{OL} = 2.2 \text{ mA}$	_	_	0.45	V
I _{IL}	Input Leakage Current All Inputs Except XTAL, EXTAL	$V_{\rm IN} = 0.5 \sim V_{\rm DD} - 0.5$	-	_	1.0	μA
I _{TL}	Three State Leakage Current	$V_{IN} = 0.5 \sim V_{DD} - 0.5$	_	_	1.0	μA
I _{DD} ¹	Power Dissipation	F = 10 MHz	—	25	60	mA
	(Normal Operation)	20		30	50	
		33		60	100	
	Power Dissipation	F = 10 MHz	_	2	5	
	(SYSTEM STOP mode)	20		3	6	
		33		5	9	
C _P	Pin Capacitance	$V_{ N} = O_V, f = 1 MHz$ $T_A = 25^{\circ}C$	—	_	12	pF

Table 7. Z8L180 DC Characteristics V_{DD} = 3.3V ±10%; V_{SS} = 0V

Symbol	Item	Condition	Min	Тур	Max	Unit
$V_{ H1}$	Input H Voltage RESET, EXTAL, NMI		V _{DD} -0.6		V _{DD} +0.3	V
V _{IH2}	Input H Voltage Except RESET, EXTAL, NMI		2.0		V _{DD} +0.3	V
V _{IL1}	Input L Voltage RESET, EXTAL, NMI		-0.3		0.6	V
V _{IL2}	Input L Voltage Except RESET, EXTAL, NMI		-0.3		0.8	V
V _{OH}	Outputs H Voltage	I _{OH} = -200 μA	2.15			V
	All outputs	$I_{OH} = -20 \ \mu A$	V _{DD} -0.6			V
V _{OL}	Outputs L Voltage All Outputs	$I_{OL} = 4 \text{ mA}$			0.4	V
I _{IL}	Input Leakage Current All Inputs Except XTAL, EXTAL	$V_{\rm IN} = 0.5 \sim V_{\rm DD} - 0.5$			1.0	μA
I _{TL}	Three State Leakage Current	$V_{\rm IN} = 0.5 \sim V_{\rm DD} - 0.5$			1.0	μA
I _{DD1}	Power Dissipation	F = 20 MHz		30	60	mA
	(Normal Operation)	4 MHz		4	10	
	Power Dissipation	F = 20 MHz		5	10	
	(SYSTEM STOP mode)	4 MHz		2	5	
C _P	Pin Capacitance	$V_{IN} = 0V$, f = 1 MHz T _A = 25° C			12	pF


TIMING DIAGRAMS



Note: *Memory Read/Write Cycle timing is the same as I/O Read/Write Cycle except there are no automatic wait states (T_W), and MREQ is active instead of IORQ.

Figure 20. CPU Timing (Opcode Fetch Cycle, Memory Read Cycle, Memory Write Cycle, I/O Write Cycle, I/O Read Cycle)

TIMING DIAGRAMS (Continued)



Notes:

 $^{*}T_{\text{DRQS}}$ and T_{DRQH} are specified for the rising edge of the clock followed by $T_{3}.$

 $^{*\,*}T_{DRQS}$ and T_{DRQH} are specified for the rising edge of the clock.

Figure 23. DMA Control Signals

Data can be written into and read from the ASCI Transmit Data Register. If data is read from the ASCI Transmit Data Register, the ASCI data transmit operation is not affected by this READ operation.

ASCI Receive Shift Register 0,1 (RSR0,1). This register receives data shifted in on the RXA pin. When full, data is automatically transferred to the ASCI Receive Data Register (RDR) if it is empty. If RSR is not empty when the next incoming data byte is shifted in, an overrun error occurs. This register is not program accessible.

ASCI Receive Data FIFO 0,1 (RDR0, 1:I/O Address = **08H**, **09H**). The ASCI Receive Data Register is a read-only register. When a complete incoming data byte is assembled in RSR, it is automatically transferred to the 4 character Receive Data First-In First-Out (FIFO) memory. The oldest character in the FIFO (if any) can be read from the Receive Data Register (RDR). The next incoming data byte can be shifted into RSR while the FIFO is full. Thus, the ASCI receiver is well buffered.

ASCI STATUS FIFO

This four-entry FIFO contains Parity Error, Framing Error, Rx Overrun, and Break status bits associated with each character in the receive data FIFO. The status of the oldest character (if any) can be read from the ASCI status registers.

ASCI CHANNEL CONTROL REGISTER A




Figure 33. ASCI Channel Control Register A


MPE: Multi-Processor Mode Enable (Bit 7). The ASCI features a multiprocessor communication mode that utilizes an extra data bit for selective communication when a number of processors share a common serial bus. Multiprocessor data format is selected when the MP bit in CNTLB is set to 1. If multiprocessor mode is not selected (MP bit in CNTLB = 0), MPE has no effect. If multiprocessor mode is selected, MPE enables or disables the wake-up feature as follows. If MBE is set to 1, only received bytes in which the multiprocessor bit (MPB) = 1 can affect the RDRF and error flags. Effectively, other bytes (with MPB = 0) are *ignored* by the ASCI. If MPE is reset to 0, all bytes, regardless of

the state of the MPB data bit, affect the REDR and error flags. MPE is cleared to 0 during RESET.

RE: Receiver Enable (Bit 6). When RE is set to 1, the ASCI transmitter is enabled. When TE is reset to 0, the transmitter is disables and any transmit operation in progress is interrupted. However, the TDRE flag is not reset and the previous contents of TDRE are held. TE is cleared to 0 in IOSTOP mode during RESET.

TE: Transmitter Enable (Bit 5). When TE is set to 1, the ASCI receiver is enabled. When \overline{TE} is reset to 0, the transmitter is disabled and any transmit operation in progress is interrupted. However, the TDRE flag is not reset and the pre-

ASCI CHANNEL CONTROL REGISTER B



MPBT: Multiprocessor Bit Transmit (Bit 7). When multiprocessor communication format is selected (MP bit = 1), MPBT is used to specify the MPB data bit for transmission. If MPBT = 1, then MPB = 1 is transmitted. If MPBT = 0, then MPB = 0 is transmitted. The MPBT state is undefined during and after RESET.

MP: Multiprocessor Mode (Bit 6). When MP is set to 1, the data format is configured for multiprocessor mode based on MOD2 (number of data bits) and MOD0 (number of stop bits) in CNTLA. The format is as follows:

Start bit + 7 or 8 data bits + MPB bit + 1 or 2 stop bits

Multiprocessor (MP = 1) format offers no provision for parity. If MP = 0, the data format is based on MODO, MOD1, MOD2, and may include parity. The MP bit is cleared to 0 during RESET.

 $\overline{\text{CTS}}/\text{PS}$: Clear to Send/Prescale (Bit 5). When read, $\overline{\text{CTS}}/\text{PS}$ reflects the state of the external $\overline{\text{CTS}}$ input. If the $\overline{\text{CTS}}$ input pin is High, $\overline{\text{CTS}}/\text{PS}$ is read as 1.

Note: When the $\overline{\text{CTS}}$ input pin is High, the TDRE bit is inhibited (that is, held at 0).

For channel 1, the $\overline{\text{CTS}}$ input is multiplexed with RXS pin (Clocked Serial Receive Data). Thus, $\overline{\text{CTS}}/\text{PS}$ is only valid when read if the channel 1 CTS1E bit = 1 and the $\overline{\text{CTS}}$ input pin function is selected. The READ data of $\overline{\text{CTS}}/\text{PS}$ is not affected by $\overline{\text{RESET}}$.

If the SS2-0 bits in this register are not 111, and the BRG mode bit in the ASEXT register is 0, then writing to this bit sets the prescale (PS) control. Under those circumstances, a 0 indicates a divide-by-10 prescale function while a 1 indicates divide-by-30. The bit resets to 0.

PEO: Parity Even Odd (Bit 4) . PEO selects oven or odd parity. PEO does not affect the enabling/disabling of parity (MOD1 bit of CNTLA). If PEO is cleared to 0, even parity is selected. If PEO is set to 1, odd parity is selected. PEO is cleared to 0 during RESET.

DR: Divide Ratio (Bit 3). If the X1 bit in the ASEXT register is 0, this bit specifies the divider used to obtain baud rate from the data sampling clock. If DR is reset to 0, divide-by-16 is used, while if DR is set to 1, divide-by-64 is used. DR is cleared to 0 during RESET.

SS2,1,0: Source/Speed Select 2,1,0 (Bits 2–0). First, if these bits are 111, as they are after a RESET, the CKA pin is used as a clock input, and is divided by 1, 16, or 64 depending on the DR bit and the X1 bit in the ASEXT register.

If these bits are not 111 and the BRG mode bit is ASEXT is 0, then these bits specify a power-of-two divider for the PHI clock as indicated in Table 10.

Setting or leaving these bits as 111 makes sense for a channel only when its CKA pin is selected for the CKA function. CKAO/CKS offers the CKAO function when bit 4 of the System Configuration Register is 0. $\overline{DCDO}/CKA1$ offers the CKA1 function when bit 0 of the Interrupt Edge register is 1.


Table 10. Divide Ratio

SS2	SS1	SS0	Divide Ratio
0	0	0	÷1
0	0	1	÷2
0	1	0	÷4
0	1	1	÷8
1	0	0	÷16
1	0	1	÷32
1	1	0	÷64
1	1	1	External Clock

ASCI EXTENSION CONTROL REGISTER CHANNEL 0 AND CHANNEL 1 (Continued)

Timer Data Register Channel 1 Low

Mnemonic TMDR1L Address 14H





Timer Data Register Channel 1 High

Mnemonic TMDR1H Address 15H





Figure 49. Timer Data Register 1 High

Timer Reload Register Channel 1 Low

Mnemonic RLDR1L Address 16





Timer Reload Register Channel 1 High

Mnemonic RLDR1H Address 17H




Figure 51. Timer Reload Register Channel 1 High

Free Running Counter (Read Only)

Mnemonic FRC Address 18H




Figure 52. Free Running Counter

CLOCK MULTIPLIER REGISTER

(Z180 MPU Address 1EH)




Figure 54. Clock Multiplier Register

Bit 7. X2 Clock Multiplier Mode. When this bit is set to 1, the programmer can double the internal clock speed from the speed of the external clock. This feature only operates effectively with frequencies of 10-16 MHz (20-32 MHz internal). When this bit is set to 0, the Z8S180/Z8L180 device operates in normal mode. At power-up, this feature is disabled.

Bit 6. Low Noise Crystal Option. Setting this bit to 1 enables the low-noise option for the EXTAL and XTAL pins. This option reduces the gain in addition to reducing the output drive capability to 30% of its original drive capability. The Low Noise Crystal Option is recommended in the use of crystals for PCMCIA applications, where the crystal may be driven too hard by the oscillator. Setting this bit to 0 is selected for normal operation of the EXTAL and XTAL pins. The default for this bit is 0.

Note: Operating restrictions for device operation are listed below. If a low-noise option is required, and normal device operation is required, use the clock multiplier feature.

Table 13. Low Noise Option

Low Noise ADDR 1E, bit 6 = 1	Normal ADDR 1E, bit 6 = 0
20 MHz @ 4.5V, 100°C	33 MHz @ 4.5V, 100°C
10 MHz @ 3.0V, 100°C	20 MHz @ 3.0V, 100°C

DMA DESTINATION ADDRESS REGISTER CHANNEL 0

The DMA Destination Address Register Channel 0 specifies the physical destination address for channel 0 transfers. The register contains 20 bits and can specify up to 1024-KB memory addresses or up to 64-KB I/O addresses. Channel 0 destination can be memory, I/O, or memory mapped I/O. For I/O, the MS bits of this register identify the Request Handshake signal for channel 0.

DMA Destination Address Register Channel 0 Low

Mnemonic DAR0L Address 23H



Figure 58. DMA Destination Address Register Channel 0 Low

DMA Destination Address Register Channel 0 High

Mnemonic DAR0H Address 24H




Figure 59. DMA Destination Address Register Channel 0 High

DMA Destination Address Register Channel 0B

Mnemonic DAR0B Address 25H




Figure 60. DMA Destination Address Register Channel 0B

If the DMA destination is in I/O space, bits 1–0 of this register select the DMA request signal for DMA0, as follows:

Bit 0 (A16)	DMA Transfer Request
0	DREQ0 (external)
1	TDR0 (ASCI0)
0	TDR1 (ASCI1)
1	Not Used

DMA MEMORY ADDRESS REGISTER CHANNEL 1

The DMA Memory Address Register Channel 1 specifies the physical memory address for channel 1 transfers. The address may be a destination or a source memory location. The register contains 20 bits and may specify up to 1024 KB memory addresses.

DMA Memory Address Register, Channel 1L

Mnemonic MAR1L Address 28H




Figure 65. DMA Memory Address Register, Channel 1L

DMA Memory Address Register, Channel 1H

Mnemonic MAR1H Address 29H



Figure 66. DMA Memory Address Register, Channel 1H

DMA Memory Address Register, Channel 1B

Mnemonic MAR1B Address 2AH




Figure 67. DMA Memory Address Register, Channel 1B

DMA STATUS REGISTER

The DMA Status Register (DSTAT) is used to enable and disable DMA transfer and DMA termination interrupts.

DMA Status Register

Mnemonic DSTAT Address 30H




Figure 71. DMA Status Register (DSTAT: I/O Address = 30H)

DE1: DMA Enable Channel 1 (Bit 7). When DE1 = 1 and DME = 1, channel 1 DMA is enabled. When a DMA transfer terminates (BCR1 = 0), DE1 is reset to 0 by the DMAC. When DE1 = 0 and the DMA interrupt is enabled (DIE1 = 1), a DMA interrupt request is made to the CPU.

To perform a software WRITE to DE1, DWE1 should be written with a 0 during the same register WRITE access. Writing DE1 to 0 disables channel 1 DMA, but DMA is restartable. Writing DE1 to 1 enables channel 1 DMA and automatically sets DMA Main Enable (DME) to 1. DE1 is cleared to 0 during RESET.

DEO: DMA Enable Channel 0 (Bit 6). When DEO = 1 and DME = 1, channel 0 DMA is enabled. When a DMA transfer terminates (BCRO = 0), DEO is reset to 0 by the DMAC. When DEO = 0 and the DMA interrupt is enabled (DIEO = 1), a DMA interrupt request is made to the CPU.

To perform a software WRITE to DEO, $\overline{\text{DWEO}}$ should be written with 0 during the same register WRITE access. Writing DEO to 0 disables channel 0 DMA. Writing DEO to 1 enables channel 0 DMA and automatically sets DMA Main Enable (DME) to 1. DEO is cleared to 0 during RESET.

DWE1: DE1 Bit Write Enable (Bit 5). When performing any software WRITE to DE1, this bit should be written with 0 during the same access. DWE1 always reads as 1.

DWEO: DEO Bit Write Enable (Bit 4). When performing any software WRITE to DEO, this bit should be written with 0 during the same access. DWEO always reads as 1.

DIE1: DMA Interrupt Enable Channel 1 (Bit 3). When DIE0 is set to 1, the termination channel 1 DMA transfer (indicated when DE1 = 0) causes a CPU interrupt request to be generated. When DIEO = 0, the channel 0 DMA termination interrupt is disabled. DIEO is cleared to 0 during RESET.

DIEO: DMA Interrupt Enable Channel 0 (Bit 2). When DIEO is set to 1, the termination channel 0 of DMA transfer (indicated when DEO = 0) causes a CPU interrupt request to be generated. When DIEO = 0, the channel 0 DMA termination interrupt is disabled. DIEO is cleared to 0 during RESET.

DME: DMA Main Enable (Bit 0). A DMA operation is only enabled when its DE bit (DE0 for channel 0, DE1 for channel 1) and the DME bit is set to 1.

When $\overline{\text{NMI}}$ occurs, DME is reset to 0, thus disabling DMA activity during the $\overline{\text{NMI}}$ interrupt service routine. To restart DMA, DE- and/or DE1 should be written with a 1 (even if the contents are already 1). This condition automatically sets DME to 1, allowing DMA operations to continue.


Note: DME cannot be directly written. The bit is cleared to 0 by $\overline{\text{NMI}}$ or indirectly set to 1 by setting DEO and/or DE1 to 1. DME is cleared to 0 during RESET.


DMA MODE REGISTER

The DMA Mode Register (DMODE) is used to set the addressing and transfer mode for channel 0.

DMA Mode Register

Mnemonic DMODE Address 31H





DM1, DM0: Destination Mode Channel 0 (Bits 5,4). This mode specifies whether the destination for channel 0 transfers is memory or I/O, and whether the address should be incremented or decremented for each byte transferred. DM1 and DM0 are cleared to 0 during RESET.

SM1, SM0: Source Mode Channel 0 (Bits 3, 2). This mode specifies whether the source for channel 0 transfers is memory or I/O, and whether the address should be incremented or decremented for each byte transferred.

Table	15.	Channel	0	Source

Table 14. Channel 0 Destination			
DM1	DM0	Memory I/O	Memory Increment/Decrement
0	0	Memory	+ 1
0	1	Memory	-1
1	0	Memory	fixed
1	1	I/O	fixed

SM1	SM0	Memory I/O	Memory Increment/Decrement
0	0	Memory	+ 1
0	1	Memory	-1
1	0	Memory	fixed
1	1	I/O	fixed




Figure 76. TRAP Timing-3rd Opcode Undefined





Figure 87. 68-Pin PLCC Package Diagram

ORDERING INFORMATION

Codes	
Speed	10 = 10 MHz
	20 = 20 MHz
	33 = 33 MHz
Package	P = 60-Pin Plastic DIP
	V = 68-Pin PLCC
	F = 80-Pin QFP
Temperature	$S = 0^{\circ}C \text{ to } + 70^{\circ}C$
	$E = -40^{\circ}C \text{ to } +85^{\circ}C$
Environmental	C = Plastic Standard

For fast results, contact your local ZiLOG sales office for assistance in ordering the part(s) required.

Example:



Pre-Characterization Product

The product represented by this document is newly introduced and ZiLOG has not completed the full characterization of the product. The document states what ZiLOG knows about this product at this time, but additional features or non-conformance

©2000 by ZiLOG, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZiLOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. with some aspects of the document may be found, either by ZiLOG or its customers in the course of further application and characterization work. In addition, ZiLOG cautions that delivery may be uncertain at times, due to start-up yield issues.

Except with the express written approval of ZiLOG, use of information, devices, or technology as critical components of life support systems is not authorized. No licenses are conveyed, implicitly or otherwise, by this document under any intellectual property rights.

ZiLOG, Inc. 910 East Hamilton Avenue, Suite 110 Campbell, CA 95008 Telephone (408) 558-8500 FAX (408) 558-8300 Internet: <u>http://www.zilog.com</u>