# E·XFL

#### Zilog - Z8S18020VSG1960 Datasheet



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Details	
Product Status	Obsolete
Core Processor	Z8S180
Number of Cores/Bus Width	1 Core, 8-Bit
Speed	20MHz
Co-Processors/DSP	-
RAM Controllers	DRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	-
SATA	-
USB	-
Voltage - I/O	5.0V
Operating Temperature	0°C ~ 70°C (TA)
Security Features	-
Package / Case	68-LCC (J-Lead)
Supplier Device Package	68-PLCC
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8s18020vsg1960


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **GENERAL DESCRIPTION** (Continued)


Power connections follow the conventional descriptions below:

Connection	Circuit	Device	
Power	V <sub>CC</sub>	V <sub>DD</sub>	
Ground	GND	V <sub>SS</sub>	







# **PIN IDENTIFICATION**









Pin Num	ber and Packa	age Type	Default	Secondary	
QFP	PLCC	DIP	Function	Function	Control
1	9	8	NMI		
2			NC		
3			NC		
4	10	9	<b>INTO</b>		
5	11	10	INT1		
6	12	11	INT2		
7	13	12	ST		
8	14	13	AO		
9	15	14	A1		
10	16	15	A2		
11	17	16	A3		
12	18		V <sub>SS</sub>		

Table 1. Z8S180/Z8L180 Pin Identification
---

#### Table 2. Pin Status During RESET, BUSACK, and SLEEP Modes

Pin Num	ber and Packa	ige Type				Pin Status	
QFP	PLCC	DIP	Default Function	Secondary Function	RESET	BUSACK	SLEEI
1	9	8	NMI		IN	IN	IN
2			NC				
3			NC				
4	10	9	INTO		IN	IN	IN
5	11	10	INT1		IN	IN	IN
6	12	11	INT2		IN	IN	IN
7	13	12	ST		High	High	High
8	14	13	A0		3T	3Т	High
9	15	14	A1		3T	3Т	High
10	16	15	A2		3T	3Т	High
11	17	16	A3		ЗT	3Т	High
12	18		V <sub>SS</sub>		V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>
13	19	17	A4		3T	3Т	High
14			NC				
15	20	18	A5		3T	3T	High
16	21	19	A6		3T	3T	High
17	22	20	A7		3T	3T	High
18	23	21	A8		3T	3T	High
19	24	22	A9		3T	3T	High
20	25	23	A10		3T	3T	High
21	26	24	A11		3T	3T	High
22			NC				
23			NC				
24	27	25	A12		3T	3Т	High
25	28	26	A13		3T	3Т	High
26	29	27	A14		ЗT	3Т	High
27	30	28	A15		ЗT	3Т	High
28	31	29	A16		3T	3Т	High
29	32	30	A17		3T	3Т	High
30			NC				
31	33	31	A18		3T	3T	High
			T <sub>OUT</sub>		N/A	OUT	OUT
32	34	32	V <sub>DD</sub>		V <sub>DD</sub>	V <sub>DD</sub>	V <sub>DD</sub>
33	35		A19		3T	3Т	High
34	36	33	V <sub>SS</sub>		V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>
35	37	34	DO		35 3T	3T	30 3T
36	38	35	D1		3T	3T	3T
37	39	36	D2		3T	3T	3T
38	40	37	D3		3T	3T	3T

# **PIN DESCRIPTIONS**

**A0–A19** Address Bus (Output, 3-state). A0–A19 form a 20-bit address bus. The Address Bus provides the address for memory data bus exchanges (up to 1 MB) and I/O data bus exchanges (up to 64 KB). The address bus enters a high–impedance state during reset and external bus acknowledge cycles. Address line A18 is multiplexed with the output of PRT channel 1 ( $T_{OUT}$ , selected as address output on reset), and address line A19 is not available in DIP versions of the Z8S180.

**BUSACK**. Bus Acknowledge (Output, active Low). BUSACK indicates that the requesting device, the MPU address and data bus, and some control signals enter their high-impedance state.

**BUSREQ.** Bus Request (Input, active Low). This input is used by external devices (such as DMA controllers) to request access to the system bus. This request demands a higher priority than  $\overline{\text{NMI}}$  and is always recognized at the end of the current machine cycle. This signal stops the CPU from executing further instructions, places addresses, data buses, and other control signals into the high-impedance state.

**CKAO**, **CKA1**. Asynchronous Clock 0 and 1 (bidirectional). When in output mode, these pins are the transmit and receive clock outputs from the ASCI baud rate generators. When in input mode, these pins serve as the external clock inputs for the ASCI baud rate generators. CKAO is multiplexed with DREQO, and CKA1 is multiplexed with TENDO.

**CKS.** Serial Clock (bidirectional). This line is the clock for the CSI/O channel.

**CTSO**–**CTS1**. Clear to send 0 and 1 (Inputs, active Low). These lines are modem control signals for the ASCI channels.  $\overline{CTS1}$  is multiplexed with RXS.

**D0–D7.** Data Bus = (bidirectional, 3-state). D0–D7 constitute an 8-bit bidirectional data bus, used for the transfer of information to and from I/O and memory devices. The data bus enters the high-impedance state during reset and external bus acknowledge cycles.

**DCDO.** Data Carrier Detect 0 (Input, active Low); a programmable modem control signal for ASCI channel 0.

**DREQO**, **DREQ1**. DMA Request 0 and 1 (Input, active Low). **DREQ** is used to request a DMA transfer from one of the on-chip DMA channels. The DMA channels monitor these inputs to determine when an external device is ready for a READ or WRITE operation. These inputs can be programmed to be either level or edge sensed. **DREQO** is multiplexed with CKAO.

**E.** Enable Clock (Output). This pin functions as a synchronous, machine-cycle clock output during bus transactions.

**EXTAL.** External Clock Crystal (Input). Crystal oscillator connections. An external clock can be input to the Z8S180/Z8L180 on this pin when a crystal is not used. This input is Schmitt triggered.

**HALT.** HALT/SLEEP (Output, active Low). This output is asserted after the CPU executes either the HALT or SLEEP instruction and is waiting for either a nonmaskable or a maskable interrupt before operation can resume. It is also used with the  $\overline{M1}$  and ST signals to decode the status of the CPU machine cycle.

**INTO.** Maskable Interrupt Request 0 (Input, active Low). This signal is generated by external I/O devices. The CPU honors these requests at the end of the current instruction cycle as long as the  $\overline{\text{NMI}}$  and  $\overline{\text{BUSREQ}}$  signals are inactive. The CPU acknowledges this interrupt request with an interrupt acknowledge cycle. During this cycle, both the  $\overline{\text{M1}}$  and  $\overline{\text{IORQ}}$  signals become active.

**INT1**, **INT2**. Maskable Interrupt Request 1 and 2 (Inputs, active Low). This signal is generated by external I/O devices. The CPU honors these requests at the end of the current instruction cycle as long as the  $\overline{\text{NMI}}$ ,  $\overline{\text{BUSREQ}}$ , and  $\overline{\text{INT0}}$  signals are inactive. The CPU acknowledges these requests with an interrupt acknowledge cycle. Unlike the acknowledgment for  $\overline{\text{INT0}}$ , neither the  $\overline{\text{M1}}$  or  $\overline{\text{IORQ}}$  signals become active during this cycle.

**IORQ.** I/O Request (Output, active Low, 3-state). **IORQ** indicates that the address bus contains a valid I/O address for an I/O READ or I/O WRITE operation. **IORQ** is also generated, along with  $\overline{M1}$ , during the acknowledgment of the INTO input signal to indicate that an interrupt response vector can be place onto the data bus. This signal is analogous to the IOE signal of the Z64180.

**M1.** Machine Cycle 1 (Output, active Low). Together with  $\overline{\text{MREQ}}$ ,  $\overline{\text{M1}}$  indicates that the current cycle is the opcodefetch cycle of instruction execution. Together with  $\overline{\text{IORQ}}$ ,  $\overline{\text{M1}}$  indicates that the current cycle is for interrupt acknowledgment. It is also used with the  $\overline{\text{HALT}}$  and ST signal to decode the status of the CPU machine cycle. This signal is analogous to the  $\overline{\text{LIR}}$  signal of the Z64180.

**MREQ.** Memory Request (Output, active Low, 3-state). **MREQ** indicates that the address bus holds a valid address for a memory READ or memory WRITE operation. This signal is analogous to the  $\overline{\text{ME}}$  signal of Z64180.

**NMI.** Nonmaskable Interrupt (Input, negative edge triggered).  $\overline{\text{NMI}}$  demands a higher priority than  $\overline{\text{INT}}$  and is al-




Figure 7. CSI/O Block Diagram

# **OPERATION MODES**

**Z80 versus 64180 Compatibility.** The Z8S180/Z8L180 is descended from two different "ancestor" processors, ZiLOG's original Z80 and the Hitachi 64180. The Operating Mode Control Register (OMCR), illustrated in Figure 8, can be programmed to select between certain Z80 and 64180 differences.




Figure 8. Operating Control Register (OMCR: I/O Address = 3EH)

**M1E** ( $\overline{M1}$  Enable). This bit controls the  $\overline{M1}$  output and is set to a 1 during RESET.

When M1E = 1, the  $\overline{M1}$  output is asserted Low during opcode fetch cycles, Interrupt Acknowledge cycles, and the first machine cycle of an  $\overline{NMI}$  acknowledge.

On the Z8S180/Z8L180, this choice makes the processor fetch a RETI instruction one time. When fetching a RETI from a zero-wait-state memory location, the processor uses three clock bus cycles. These bus cycles are not fully Z80-timing compatible.

When M1E = 0, the processor does not drive  $\overline{M1}$  Low during the instruction fetch cycles. After fetching a RETI instruction with normal timing, the processor goes back and refetches the instruction using fully Z80-compatible cycles that include driving  $\overline{M1}$  Low. This option may be required by some external Z80 peripherals to properly decode the RETI instruction. Figure 9 and Table 5 show the RETI sequence when M1E is 0.





Figure 9. RETI Instruction Sequence with M1E = 0

# **OPERATION MODES** (Continued)

The Z8S180/Z8L180 leaves HALT mode in response to:

- Low on RESET
- Interrupt from an enabled on-chip source
- External request on NMI
- Enabled external request on INTO, INT1, or INT2

In case of an interrupt, the return address is the instruction following the HALT instruction. The program can either branch back to the HALT instruction to wait for another interrupt or can examine the new state of the system/application and respond appropriately.





**SLEEP Mode**. This mode is entered by keeping the IOSTOP bit (ICR5) and bits 3 and 6 of the CPU Control Register (CCR3, CCR6) all zero and executing the SLP instruction. The oscillator and PHI output continue operating, but are blocked from the CPU core and DMA channels to reduce power consumption. DRAM refresh stops, but interrupts and granting to an external Master can occur. Except when the bus is granted to an external Master, A19–0 and all control signals except HALT are maintained High. HALT is Low. I/O operations continue as before the SLP instruction, except for the DMA channels.

The Z8S180/Z8L180 leaves SLEEP mode in response to a Low on RESET, an interrupt request from an on-chip source,

an external request on  $\overline{\text{NMI}}$ , or an external request on  $\overline{\text{INTO}}$ ,  $\overline{\text{INT1}}$ , or  $\overline{\text{INT2}}$ .

If an interrupt source is individually disabled, it cannot bring the Z8S180/Z8L180 out of SLEEP mode. If an interrupt source is individually enabled, and the IEF bit is 1 so that interrupts are globally enabled (by an EI instruction), the highest priority active interrupt occurs with the return address being the instruction after the SLP instruction. If an interrupt source is individually enabled, but the IEF bit is 0 so that interrupts are globally disabled (by a DI instruction), the Z8S180/Z8L180 leaves SLEEP mode by simply executing the following instruction(s).




Figure 15. Z8S180/Z8L180 IDLE Mode Exit Due To External Interrupt

While the Z8S180/Z8L180 is in IDLE mode, it grants the bus to an external Master if the BREXT bit (CCR5) is 1. Figure 16 depicts the timing for this sequence.

**Note:** A response to a bus request takes 8 clock cycles longer than in normal operation.


After the external Master negates the Bus Request, the Z8S180/Z8L180 disables the PHI clock and remains in IDLE mode.

ing the bus to an external Master during STANDBY mode, when the BREXT bit in the CPU Control Register (CCR5) is 1.

As described previously for SLEEP and IDLE modes, when the MPU leaves STANDBY mode due to  $\overline{\text{NMI}}$  Low or an enabled  $\overline{\text{INTO}}$ - $\overline{\text{INT2}}$  Low when the IEF, flag is 1 due to an IE instruction, it starts by performing the interrupt with the return address being that of the instruction following the SLP instruction. If the Z8S180/Z8L180 leaves STANDBY mode due to an external interrupt request that's enabled in the INT/TRAP Control Register, but the IEF, bit is 0 due to a DI instruction, the processor restarts by executing the instruction(s) following the SLP instruction. If  $\overline{INTO}$ , or  $\overline{INT1}$ or  $\overline{INT2}$  goes inactive before the end of the clock stabilization delay, the Z8S180/Z8L180 stays in STANDBY mode.

Figure 17 indicates the timing for leaving STANDBY mode due to an interrupt request.

**Note:** The Z8S180/Z8L180 takes either 64 or  $2^{17}$  (131,072) clocks to restart, depending on the CCR3 bit.



While the Z8S180/Z8L180 is in STANDBY mode, it grants the bus to an external Master if the BREXT bit (CCR5) is 1. Figure 18 indicates the timing of this sequence. The device takes 64 or  $2^{17}$  (131,072) clock cycles to grant the bus depending on the CCR3 bit. The latter (not the QUICK RE-COVERY) case may be prohibitive for many demand-driven external Masters. If so, QUICK RECOVERY or IDLE mode can be used.

# AC CHARACTERISTICS – Z8S180 (Continued)

Table 8. Z8S180 AC Characteristics (Continued)						
$V_{DD} = 5V \pm 10\%$ or $V_{DD} = 3.3V \pm 10\%$ ; 33-MHz Characteristics Apply Only to 5V Operation						

			Z8S180	—20 MHz	Z8S180	—33 MHz	
Number	Symbol	ltem	Min	Max	Min	Max	Unit
32	t <sub>INTH</sub>	INT Hold Time from PHI Fall	10	_	10	_	ns
33	t <sub>NMIW</sub>	NMI Pulse Width	35	_	25	_	ns
34	t <sub>BRS</sub>	BUSREQ Set-up Time to PHI Fall	10	_	10	_	ns
35	t <sub>BRH</sub>	BUSREQ Hold Time from PHI Fall	10	_	10		ns
36	t <sub>BAD1</sub>	PHI Rise to BUSACK Fall Delay	—	25	_	15	ns
37	t <sub>BAD2</sub>	PHI Fall to BUSACK Rise Delay	_	25	_	15	ns
38	t <sub>BZD</sub>	PHI Rise to Bus Floating Delay Time	_	40	_	30	ns
39	t <sub>MEWH</sub>	MREQ Pulse Width (High)	35	—	25	_	ns
40	t <sub>MEWL</sub>	MREQ Pulse Width (Low)	35	_	25	_	ns
41	t <sub>RFD1</sub>	PHI Rise to RFSH Fall Delay	_	20		15	ns
42	t <sub>RFD2</sub>	PHI Rise to RFSH Rise Delay	_	20		15	ns
43	t <sub>HAD1</sub>	PHI Rise to HALT Fall Delay	_	15		15	ns
44	t <sub>HAD2</sub>	PHI Rise to HALT Rise Delay	_	15	_	15	ns
45	t <sub>DRQS</sub>	DREQ1 Set-up Time to PHI Rise	20	_	15	_	ns
46	t <sub>DRQH</sub>	DREQ1 Hold Time from PHI Rise	20	_	15	_	ns
47	t <sub>TED1</sub>	PHI Fall to TENDi Fall Delay	_	25	_	15	ns
48	t <sub>TED2</sub>	PHI Fall to TENDi Rise Delay	_	25	_	15	ns
49	t <sub>ED1</sub>	PHI Rise to E Rise Delay	_	30	_	15	ns
50	t <sub>ED2</sub>	PHI Fall or Rise to E Fall Delay	_	30	_	15	ns
51	P <sub>WEH</sub>	E Pulse Width (High)	25	_	20	_	ns
52	P <sub>WEL</sub>	E Pulse Width (Low)	50	_	40	_	ns
53	t <sub>Er</sub>	Enable Rise Time	_	10	_	10	ns
54	t <sub>Ef</sub>	Enable Fall Time	_	10	_	10	ns
55	t <sub>TOD</sub>	PHI Fall to Timer Output Delay	_	75	_	50	ns
56	t <sub>STDI</sub>	CSI/O Transmit Data Delay Time (Internal Clock Operation)	_	2	_	2	tcyc
57	t <sub>STDE</sub>	CSI/O Transmit Data Delay Time (External Clock Operation)	_	7.5 t <sub>CYC</sub> +75	—	75 t <sub>CYC</sub> +60	ns
58	t <sub>SRSI</sub>	CSI/O Receive Data Set-up Time (Internal Clock Operation)	1	_	1	_	tcyc
59	t <sub>SRHI</sub>	CSI/O Receive Data Hold Time (Internal Clock Operation)	1	_	1	_	tcyc
60	t <sub>SRSE</sub>	CSI/O Receive Data Set-up Time (External Clock Operation)	1	_	1	_	tcyc
61	t <sub>SRHE</sub>	CSI/O Receive Data Hold Time (External Clock Operation)	1	_	1	_	tcyc
62	t <sub>RES</sub>	RESET Set-up Time to PHI Fall	40	_	25	_	ns






Figure 24. E Clock Timing (Memory Read/Write Cycle, I/O Read/Write Cycle)




Figure 25. E Clock Timing (BUS RELEASE Mode, SLEEP Mode, SYSTEM STOP Mode)




Figure 26. E Clock Timing (Minimum Timing Example of  $P_{\rm WEL}$  and  $P_{\rm WEH}$ )

ZiLOG


Data can be written into and read from the ASCI Transmit Data Register. If data is read from the ASCI Transmit Data Register, the ASCI data transmit operation is not affected by this READ operation.

ASCI Receive Shift Register 0,1 (RSR0,1). This register receives data shifted in on the RXA pin. When full, data is automatically transferred to the ASCI Receive Data Register (RDR) if it is empty. If RSR is not empty when the next incoming data byte is shifted in, an overrun error occurs. This register is not program accessible.

ASCI Receive Data FIFO 0,1 (RDR0, 1:I/O Address = **08H**, **09H**). The ASCI Receive Data Register is a read-only register. When a complete incoming data byte is assembled in RSR, it is automatically transferred to the 4 character Receive Data First-In First-Out (FIFO) memory. The oldest character in the FIFO (if any) can be read from the Receive Data Register (RDR). The next incoming data byte can be shifted into RSR while the FIFO is full. Thus, the ASCI receiver is well buffered.

## **ASCI STATUS FIFO**

This four-entry FIFO contains Parity Error, Framing Error, Rx Overrun, and Break status bits associated with each character in the receive data FIFO. The status of the oldest character (if any) can be read from the ASCI status registers.



MPE: Multi-Processor Mode Enable (Bit 7). The ASCI features a multiprocessor communication mode that utilizes an extra data bit for selective communication when a number of processors share a common serial bus. Multiprocessor data format is selected when the MP bit in CNTLB is set to 1. If multiprocessor mode is not selected (MP bit in CNTLB = 0), MPE has no effect. If multiprocessor mode is selected, MPE enables or disables the wake-up feature as follows. If MBE is set to 1, only received bytes in which the multiprocessor bit (MPB) = 1 can affect the RDRF and error flags. Effectively, other bytes (with MPB = 0) are *ignored* by the ASCI. If MPE is reset to 0, all bytes, regardless of

the state of the MPB data bit, affect the REDR and error flags. MPE is cleared to 0 during RESET.

**RE:** Receiver Enable (Bit 6). When RE is set to 1, the ASCI transmitter is enabled. When TE is reset to 0, the transmitter is disables and any transmit operation in progress is interrupted. However, the TDRE flag is not reset and the previous contents of TDRE are held. TE is cleared to 0 in IOSTOP mode during RESET.

TE: Transmitter Enable (Bit 5). When TE is set to 1, the ASCI receiver is enabled. When  $\overline{TE}$  is reset to 0, the transmitter is disabled and any transmit operation in progress is interrupted. However, the TDRE flag is not reset and the pre-

# ASCI CHANNEL CONTROL REGISTER A (Continued)

vious contents of TDRE are held. TE is cleared to 0 in IOSTOP mode during RESET.

**RTSO:** Request to Send Channel 0 (Bit 4 in CNTLA0 Only). If bit 4 of the System Configuration Register is 0, the RTSO/TXS pin exhibits the RTSO function. RTSO allows the ASCI to control (start/stop) another communication devices transmission (for example, by connecting to that device's  $\overline{CTS}$  input). RTSO is essentially a 1-bit output port, having no side effects on other ASCI registers or flags.

Bit 4 in CNTLA1 is used.

 $CKA1D = 1, CKA1/\overline{TEND0} pin = \overline{TEND0}$ 

 $CKA1D = 0, CKA1/\overline{TEND0} pin = CKA1$ 

These bits are cleared to 0 on reset.

**MPBR/EFR:** Multiprocessor Bit Receive/Error Flag Reset (Bit 3). When multiprocessor mode is enabled (MP in CNTLB = 1), MPBR, when read, contains the value of the MPB bit for the most recent receive operation. When written to 0, the EFR function is selected to reset all error flags (OVRN, FE, PE and BRK in the ASEXT Register) to 0. MPBR/EFR is undefined during RESET.

#### MOD2, 1, 0: ASCI Data Format Mode 2,1,0 (bits 2-0).

These bits program the ASCI data format as follows.

#### MOD2

- $= 0 \rightarrow 7$  bit data
- $= 1 \rightarrow 8$  bit data

MOD1

- $= 0 \rightarrow No parity$
- = 1→Parity enabled

#### MOD0

=  $0 \rightarrow 1$  stop bit =  $1 \rightarrow 2$  stop bits

The data formats available based on all combinations of MOD2, MOD1, and MOD0 are indicated in Table 9.

Table 9. Data Formats

MOD2	MOD1	MOD0	Data Format
0	0	0	Start + 7 bit data + 1 stop
0	0	1	Start + 7 bit data + 2 stop
0	1	0	Start + 7 bit data + parity + 1 stop
0	1	1	Start + 7 bit data + parity + 2 stop
1	0	0	Start + 8 bit data + 1 stop
1	0	1	Start + 8 bit data + 2 stop
1	1	0	Start + 8 bit data + parity + 1 stop
1	1	1	Start + 8 bit data + parity + 2 stop

40

never both set to 1 at the same time. TE is cleared to 0 during RESET and IOSTOP mode.

**SS2**, **1**, **0**: **Speed Select 2**, **1**, **0** (**Bits 2–0**). SS2, SS1 and SS0 select the CSI/O transmit/receive clock source and speed. SS2, SS1 and SS0 are all set to 1 during RESET. Table 11 indicates CSI/O Baud Rate Selection.


Table 11. CSI/O Baud Rate Selection	Table	11.	CSI/O	Baud	Rate	Selection
-------------------------------------	-------	-----	-------	------	------	-----------

SS2	SS1	SS0	Divide Ratio
0	0	0	÷20
0	0	1	÷40
0	1	0	÷80
0	1	1	÷160
1	0	0	÷320
1	0	1	÷640
1	1	0	÷1280
1	1	1	External Clock Input (Less Than ÷20)

After  $\overline{\text{RESET}}$ , the CKS pin is configured as an external clock input (SS2, SS1, SS0 = 1). Changing these values causes CKS to become an output pin and the selected clock is output when transmit or receive operations are enabled.

## CSI/O Transmit/Receive Data Register

#### Mnemonic TRDR Address 0BH





# Timer Data Register Channel 0 Low

Mnemonic TMDR0L Address 0CH




Figure 42. Timer Register Channel 0 Low

## **Timer Data Register Channel OH**

#### Mnemonic TMDR0H Address 0DH




Figure 43. Timer Data Register Channel 0 High

## Timer Reload Register Channel 0 Low

Mnemonic RLDROL Address 0EH




Figure 44. Timer Reload Register Low

# Timer Reload Register Channel 0 High

Mnemonic RLDROH Address OFH




Figure 45. Timer Reload Register Channel 0 High

# DMA DESTINATION ADDRESS REGISTER CHANNEL 0

The DMA Destination Address Register Channel 0 specifies the physical destination address for channel 0 transfers. The register contains 20 bits and can specify up to 1024-KB memory addresses or up to 64-KB I/O addresses. Channel 0 destination can be memory, I/O, or memory mapped I/O. For I/O, the MS bits of this register identify the Request Handshake signal for channel 0.

## DMA Destination Address Register Channel 0 Low

Mnemonic DAR0L Address 23H



Figure 58. DMA Destination Address Register Channel 0 Low

# DMA Destination Address Register Channel 0 High

Mnemonic DAR0H Address 24H




Figure 59. DMA Destination Address Register Channel 0 High

# DMA Destination Address Register Channel 0B

Mnemonic DAR0B Address 25H




Figure 60. DMA Destination Address Register Channel 0B

If the DMA destination is in I/O space, bits 1–0 of this register select the DMA request signal for DMA0, as follows:

Bit 1 (A17)	Bit 0 (A16)	DMA Transfer Request
0	0	DREQ0 (external)
0	1	TDR0 (ASCI0)
1	0	TDR1 (ASCI1)
1	1	Not Used

# DMA STATUS REGISTER

The DMA Status Register (DSTAT) is used to enable and disable DMA transfer and DMA termination interrupts.

## **DMA Status Register**

Mnemonic DSTAT Address 30H




Figure 71. DMA Status Register (DSTAT: I/O Address = 30H)

**DE1: DMA Enable Channel 1 (Bit 7).** When DE1 = 1 and DME = 1, channel 1 DMA is enabled. When a DMA transfer terminates (BCR1 = 0), DE1 is reset to 0 by the DMAC. When DE1 = 0 and the DMA interrupt is enabled (DIE1 = 1), a DMA interrupt request is made to the CPU.

To perform a software WRITE to DE1, DWE1 should be written with a 0 during the same register WRITE access. Writing DE1 to 0 disables channel 1 DMA, but DMA is restartable. Writing DE1 to 1 enables channel 1 DMA and automatically sets DMA Main Enable (DME) to 1. DE1 is cleared to 0 during RESET.

**DEO: DMA Enable Channel 0 (Bit 6).** When DEO = 1 and DME = 1, channel 0 DMA is enabled. When a DMA transfer terminates (BCRO = 0), DEO is reset to 0 by the DMAC. When DEO = 0 and the DMA interrupt is enabled (DIEO = 1), a DMA interrupt request is made to the CPU.

To perform a software WRITE to DEO,  $\overline{\text{DWEO}}$  should be written with 0 during the same register WRITE access. Writing DEO to 0 disables channel 0 DMA. Writing DEO to 1 enables channel 0 DMA and automatically sets DMA Main Enable (DME) to 1. DEO is cleared to 0 during RESET.

**DWE1: DE1 Bit Write Enable (Bit 5).** When performing any software WRITE to DE1, this bit should be written with 0 during the same access. DWE1 always reads as 1.

**DWEO: DEO Bit Write Enable (Bit 4).** When performing any software WRITE to DEO, this bit should be written with 0 during the same access. DWEO always reads as 1.

**DIE1: DMA Interrupt Enable Channel 1 (Bit 3).** When DIE0 is set to 1, the termination channel 1 DMA transfer (indicated when DE1 = 0) causes a CPU interrupt request to be generated. When DIEO = 0, the channel 0 DMA termination interrupt is disabled. DIEO is cleared to 0 during RESET.

**DIEO: DMA Interrupt Enable Channel 0 (Bit 2).** When DIEO is set to 1, the termination channel 0 of DMA transfer (indicated when DEO = 0) causes a CPU interrupt request to be generated. When DIEO = 0, the channel 0 DMA termination interrupt is disabled. DIEO is cleared to 0 during RESET.

**DME: DMA Main Enable (Bit 0).** A DMA operation is only enabled when its DE bit (DE0 for channel 0, DE1 for channel 1) and the DME bit is set to 1.

When  $\overline{\text{NMI}}$  occurs, DME is reset to 0, thus disabling DMA activity during the  $\overline{\text{NMI}}$  interrupt service routine. To restart DMA, DE- and/or DE1 should be written with a 1 (even if the contents are already 1). This condition automatically sets DME to 1, allowing DMA operations to continue.


**Note:** DME cannot be directly written. The bit is cleared to 0 by  $\overline{\text{NMI}}$  or indirectly set to 1 by setting DEO and/or DE1 to 1. DME is cleared to 0 during RESET.


# DMA MODE REGISTER

The DMA Mode Register (DMODE) is used to set the addressing and transfer mode for channel 0.

## **DMA Mode Register**

Mnemonic DMODE Address 31H





**DM1, DM0: Destination Mode Channel 0 (Bits 5,4).** This mode specifies whether the destination for channel 0 transfers is memory or I/O, and whether the address should be incremented or decremented for each byte transferred. DM1 and DM0 are cleared to 0 during RESET.

**SM1, SM0: Source Mode Channel 0 (Bits 3, 2)**. This mode specifies whether the source for channel 0 transfers is memory or I/O, and whether the address should be incremented or decremented for each byte transferred.

Table	15.	Channel	0	Source

Table 14. Channel 0 Destination							
DM1	M1 DM0 Memory I/O		Memory Increment/Decremen				
0	0	Memory	+ 1				
0	1	Memory	-1				
1	0	Memory	fixed				
1	1	I/O	fixed				

SM1	SM0	Memory I/O	Memory Increment/Decrement
0	0	Memory	+ 1
0	1	Memory	-1
1	0	Memory	fixed
1	1	I/O	fixed

All TRAPs occur after fetching an undefined second opcode byte following one of the prefix opcodes (CBH, DDH, EDH, or FDH) or after fetching an undefined third opcode byte following one of the double-prefix opcodes (DDCBH or FDCBH). The state of the Undefined Fetch Object (UFO) bit in ITC allows TRAP software to correctly *adjust* the stacked PC, depending on whether the second or third byte of the opcode generated the TRAP. If UFO = 0, the starting address of the invalid instruction is the stacked PC-1. If UFO = 1, the starting address of the invalid instruction is equal to the stacked PC-2.




Figure 75. TRAP Timing – 2<sup>nd</sup> Opcode Undefined

## MMU COMMON BASE REGISTER

The Common Base Register (CBR) specifies the base address (on 4-KB boundaries) used to generate a 20-bit phys-

#### **MMU Common Base Register**

#### Mnemonic CBR Address 38H




Figure 78. MMU Common Base Register (CBR: I/O Address = 38H)

0 during RESET.

## MMU BANK BASE REGISTER

The Bank Base Register (BBR) specifies the base address (on 4-KB boundaries) used to generate a 20-bit physical ad-

#### MMU Bank Base Register

#### Mnemonic BBR Address 39H




Figure 79. MMU Bank Base Register (BBR: I/O Address = 39H)

## **MMU COMMON/BANK AREA REGISTER**

The Common/Bank Area Register (CBAR) specifies boundaries within the Z8S180/Z8L180 64-KB logical address space for up to three areas; Common Area), Bank Area and Common Area 1.

ical address for Common Area 1 accesses. All bits of CBR

dress for Bank Area accesses. All bits of BBR are reset to

are reset to 0 during RESET.

#### **MMU Common/Bank Area Register**

#### Mnemonic CBAR Address 3AH

Bit	7	6	5	4	3	2	1	0	
	CA3	CA2	CA1	CA0	BA3	BA2	BA1	BA0	
-	R/W								

Figure 80. MMU Common/Bank Area Register (CBAR: I/O Address = 3AH)