E·XFL



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Product Status	Obsolete
Core Processor	Z8S180
Number of Cores/Bus Width	1 Core, 8-Bit
Speed	33MHz
Co-Processors/DSP	-
RAM Controllers	DRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	-
SATA	-
USB	-
Voltage - I/O	5.0V
Operating Temperature	0°C ~ 70°C (TA)
Security Features	-
Package / Case	68-LCC (J-Lead)
Supplier Device Package	68-PLCC
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8s18033vsc00tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

GENERAL DESCRIPTION (Continued)

Power connections follow the conventional descriptions below:

Connection	Circuit	Device	Device	
Power	V _{CC}	V _{DD}		
Ground	GND	V _{SS}		





PIN IDENTIFICATION (Continued)

Table 1.	Z8S180/Z8L180	Pin Identification	(Continued)
	200100/202100		(Continucu)

Pin Num	Pin Number and Package Type		Default	Secondary	v			
QFP	PLCC	DIP	Function	Function	Control			
13	19	17	A4					
14			NC					
15	20	18	A5					
16	21	19	A6					
17	22	20	A7					
18	23	21	A8					
19	24	22	A9					
20	25	23	A10					
21	26	24	A11					
22			NC					
23			NC					
24	27	25	A12					
25	28	26	A13					
26	29	27	A14					
27	30	28	A15					
28	31	29	A16					
29	32	30	A17					
30			NC					
31	33	31	A18	T _{OUT}	Bit 2 or Bit 3 of TCR			
32	34	32	V _{DD}					
33	35		A19					
34	36	33	V _{SS}					
35	37	34	D0					
36	38	35	D1					
37	39	36	D2					
38	40	37	D3					
39	41	38	D4					
40	42	39	D5					
41	43	40	D6					
42			NC					
43			NC					
44	44	41	D7					
45	45	42	RTSO					
46	46	43	CTS0					
47	47	44	DCD0					
48	48	45	TXA0					
49	49	46	RXA0					
50	50	47	CKA0	DREQO	Bit 3 or Bit 5 of DMODE			
51			NC					
52	51	48	TXA1					

Table 2. Pin Status During RESET, BUSACK, and SLEEP Modes

$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	Pin Num	ber and Packa	ige Type				Pin Status	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$				Default	Secondary			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	QFP	PLCC	DIP	Function	Function	RESET	BUSACK	SLEEP
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	1	9	8	NMI		IN	IN	IN
3 NC 4 10 9 INTO IN IN IN IN 5 11 10 INTT IN IN IN IN 6 12 11 INTZ IN IN IN IN 7 13 12 ST High High High 8 14 13 AO 3T 3T High 9 15 14 A1 3T 3T High 10 16 15 A2 3T 3T High 11 17 16 A3 3T 3T High 14 NC NC NC 14 NC NC NG 15 20 18 A5 3T 3T High 16 21 19 A6 3T 3T	2			NC				
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	3			NC				
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	4	10	9	INTO		IN	IN	IN
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	5	11	10	INT1		IN	IN	IN
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	6	12	11	INT2		IN	IN	IN
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	7	13	12	ST		High	High	High
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	8	14	13	AO		3Т	3Т	High
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	9	15	14	A1		3Т	3Т	High
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	10	16	15	A2		3Т	3Т	High
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	11	17	16	A3		3Т	3Т	High
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	12	18		V _{SS}		V _{SS}	V _{SS}	V_{SS}
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	13	19	17	A4		3Т	3Т	High
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	14			NC				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	15	20	18	A5		ЗТ	3Т	High
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	16	21	19	A6		ЗТ	3Т	High
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	17	22	20	A7		ЗТ	3Т	High
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	18	23	21	A8		3Т	3Т	High
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	19	24	22	A9		3Т	3Т	High
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	20	25	23	A10		3Т	3Т	High
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	21	26	24	A11		3Т	3Т	High
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	22			NC				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	23			NC				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	24	27	25	A12		3Т	3Т	High
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	25	28	26	A13		3Т	3Т	High
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	26	29	27	A14		3Т	3Т	High
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	27	30	28	A15		3Т	3Т	High
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	28	31	29	A16		3Т	3T	High
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	29	32	30	A17		3Т	3Т	High
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	30			NC				
$\begin{tabular}{ c c c c c c c c c c c c c c c c } \hline T_{OUT} & N/A & OUT & OUT & OUT \\ \hline 32 & 34 & 32 & V_{DD} & V_{DD} & V_{DD} & V_{DD} \\ \hline 33 & 35 & $A19$ & $3T$ & $3T$ & $High$ \\ \hline 34 & 36 & 33 & V_{SS} & V_{SS} & V_{SS} & V_{SS} \\ \hline 35 & 37 & 34 & $D0$ & $3T$ & $3T$ & $3T$ \\ \hline 36 & 38 & 35 & $D1$ & $3T$ & $3T$ & $3T$ \\ \hline 37 & $3T$ & $3T$ & $3T$ \\ \hline 37 & 38 & 35 & $D1$ & $3T$ & $3T$ & $3T$ \\ \hline 37 & $3T$ & $3T$ & $3T$ & $3T$ \\ \hline 37 & 38 & 35 & $D1$ & $3T$ & $3T$ & $3T$ \\ \hline 37 & $3T$ & $3T$ & $3T$ & $3T$ & $3T$ & $3T$ \\ \hline 36 & 38 & 35 & $D1$ & $3T$ & $3T$ & $3T$ & $3T$ \\ \hline 37 & $3T$ $	31	33	31	A18		3Т	3Т	High
				T _{OUT}		N/A	OUT	OUT
33 35 A19 3T 3T High 34 36 33 V _{SS} V _{SS} V _{SS} V _{SS} 35 37 34 D0 3T 3T 3T 3T 36 38 35 D1 3T 3T 3T 3T	32	34	32	V_{DD}		V_{DD}	V_{DD}	V_{DD}
34 36 33 V _{SS} V _{SS} V _{SS} V _{SS} 35 37 34 D0 3T 3T 3T 36 38 35 D1 3T 3T 3T	33	35		A19		3Т	3Т	High
35 37 34 D0 3T 3T 3T 36 38 35 D1 3T 3T 3T	34	36	33	V _{SS}		V _{SS}	V _{SS}	V _{SS}
36 38 35 D1 3T 3T 3T	35	37	34	DO		3Т	3Т	ЗT
	36	38	35	D1		3Т	3Т	ЗT
37 39 36 D2 3T 3T 3T	37	39	36	D2		3Т	3Т	3T
38 40 37 D3 3T 3T 3T	38	40	37	D3		3T	ЗТ	3T

ARCHITECTURE

The Z180 combines a high-performance CPU core with a variety of system and I/O resources useful in a broad range of applications. The CPU core consists of five functional blocks: clock generator, bus state controller, Interrupt controller, memory management unit (MMU), and the central processing unit (CPU). The integrated I/O resources make up the remaining four functional blocks: direct memory access (DMA) control (2 channels), asynchronous serial communication interface (ASCI, 2 channels) programmable reload timers (PRT, 2 channels), and a clock serial I/O (CSI/O) channel.

Clock Generator. This logic generates a system clock from an external crystal or clock input. The external clock is divided by 2 or 1 and provides the timing for both internal and external devices.

Bus State Controller. This logic performs all of the status and bus-control activity associated with the CPU and some on-chip peripherals. Also includes wait-state timing, reset cycles, DRAM refresh, and DMA bus exchanges.

Interrupt Controller. This logic monitors and prioritizes the variety of internal and external interrupts and traps to provide the correct responses from the CPU. To maintain compatibility with the Z80 CPU, three different interrupts modes are supported.

Memory Management Unit. The MMU allows the user to map the memory used by the CPU (logically only 64KB) into the 1-MB addressing range supported by the Z8S180/Z8L180. The organization of the MMU object

Central Processing Unit. The CPU is microcoded to provide a core that is object-code compatible with the Z80 CPU. It also provides a superset of the Z80 instruction set, including 8-bit multiplication. The core is modified to allow many of the instructions to execute in fewer clock cycles.

DMA Controller. The DMA controller provides highspeed transfers between memory and I/O devices. Transfer operations supported are memory-to-memory, memory to/from I/O, and I/O-to-I/O. Transfer modes supported are request, burst, and cycle steal. DMA transfers can access the full 1-MB address range with a block length up to 64 KB, and can cross over 64K boundaries.

Asynchronous Serial Communication Interface (ASCI).

The ASCI logic provides two individual full-duplex UARTs. Each channel includes a programmable baud rate generator and modem control signals. The ASCI channels can also support a multiprocessor communication format as well as break detection and generation

Programmable Reload Timers (PRT). This logic consists of two separate channels, each containing a 16-bit counter (timer) and count reload register. The time base for the counters is derived from the system clock (divided by 20) before reaching the counter. PRT channel 1 provides an optional output to allow for waveform generation.

Machine Cycle	States	Address	Data	RD	WR	MREQ	IORQ	<u>Μ1</u> Μ1Ε= 1	<u>Μ1</u> Μ1Ε = 0	HALT	ST
1	T1–T3	1st Opcode	EDH	0	1	0	1	0	1	1	0
2	T1 - T3	2nd Opcode	4DH	0	1	0	1	0	1	1	0
	Ti	NA	3-state	1	1	1	1	1	1	1	1
	Ti	NA	3-state	1	1	1	1	1	1	1	1
	Ti	NA	3-state	1	1	1	1	1	1	1	1
3	T1 - T3	1st Opcode	EDH	0	1	0	1	0	0	1	1
	Ti	NA	3-state	1	1	1	1	1	1	1	1
4	T1–T3	2nd Opcode	4DH	0	1	0	1	0	1	1	1
5	T1–T3	SP	Data	0	1	0	1	1	1	1	1
6	T1–T3	SP + 1	Data	0	1	0	1	1	1	1	1

Table 5. RETI Control Signal States

M1TE (**M1 Temporary Enable**). This bit controls the temporary assertion of the $\overline{M1}$ signal. It is always read back as a 1 and is set to 1 during RESET.

When M1E is set to 0 to accommodate certain external Z80 peripheral(s), those same device(s) may require a pulse on $\overline{M1}$ after programming certain of their registers to complete the function being programmed.

For example, when a control word is written to the Z80 PIO to enable interrupts, no enable actually takes place until the PIO sees an active $\overline{M1}$ signal. When $\overline{M1TE} = 1$, there is no change in the operation of the $\overline{M1}$ signal, and M1E controls its function. When $\overline{M1TE} = 0$, the $\overline{M1}$ output is asserted during the next opcode fetch cycle regardless of the state programmed into the M1E bit. This condition is only momentary (one time) and it is not necessary to preprogram a 1 to disable the function (see Figure 10).



Figure 10. M1 Temporary Enable Timing

IOC (I/O Compatibility). This bit controls the timing of the \overline{IORQ} and \overline{RD} signals. The bit is set to 1 by RESET.

When $\overline{\text{IOC}} = 1$, the $\overline{\text{IORQ}}$ and $\overline{\text{RD}}$ signals function the same as the Z64180 (Figure 11).

OPERATION MODES (Continued)

The Z8S180/Z8L180 leaves HALT mode in response to:

- Low on RESET
- Interrupt from an enabled on-chip source
- External request on NMI
- Enabled external request on INTO, INT1, or INT2

In case of an interrupt, the return address is the instruction following the HALT instruction. The program can either branch back to the HALT instruction to wait for another interrupt or can examine the new state of the system/application and respond appropriately.





SLEEP Mode. This mode is entered by keeping the IOSTOP bit (ICR5) and bits 3 and 6 of the CPU Control Register (CCR3, CCR6) all zero and executing the SLP instruction. The oscillator and PHI output continue operating, but are blocked from the CPU core and DMA channels to reduce power consumption. DRAM refresh stops, but interrupts and granting to an external Master can occur. Except when the bus is granted to an external Master, A19–0 and all control signals except \overline{HALT} are maintained High. \overline{HALT} is Low. I/O operations continue as before the SLP instruction, except for the DMA channels.

The Z8S180/Z8L180 leaves SLEEP mode in response to a Low on RESET, an interrupt request from an on-chip source,

an external request on $\overline{\text{NMI}}$, or an external request on $\overline{\text{INTO}}$, $\overline{\text{INT1}}$, or $\overline{\text{INT2}}$.

If an interrupt source is individually disabled, it cannot bring the Z8S180/Z8L180 out of SLEEP mode. If an interrupt source is individually enabled, and the IEF bit is 1 so that interrupts are globally enabled (by an EI instruction), the highest priority active interrupt occurs with the return address being the instruction after the SLP instruction. If an interrupt source is individually enabled, but the IEF bit is 0 so that interrupts are globally disabled (by a DI instruction), the Z8S180/Z8L180 leaves SLEEP mode by simply executing the following instruction(s). ing the bus to an external Master during STANDBY mode, when the BREXT bit in the CPU Control Register (CCR5) is 1.

As described previously for SLEEP and IDLE modes, when the MPU leaves STANDBY mode due to $\overline{\text{NMI}}$ Low or an enabled $\overline{\text{INTO}}$ - $\overline{\text{INT2}}$ Low when the IEF, flag is 1 due to an IE instruction, it starts by performing the interrupt with the return address being that of the instruction following the SLP instruction. If the Z8S180/Z8L180 leaves STANDBY mode due to an external interrupt request that's enabled in the INT/TRAP Control Register, but the IEF, bit is 0 due to a DI instruction, the processor restarts by executing the instruction(s) following the SLP instruction. If \overline{INTO} , or $\overline{INT1}$ or $\overline{INT2}$ goes inactive before the end of the clock stabilization delay, the Z8S180/Z8L180 stays in STANDBY mode.

Figure 17 indicates the timing for leaving STANDBY mode due to an interrupt request.

Note: The Z8S180/Z8L180 takes either 64 or 2^{17} (131,072) clocks to restart, depending on the CCR3 bit.



While the Z8S180/Z8L180 is in STANDBY mode, it grants the bus to an external Master if the BREXT bit (CCR5) is 1. Figure 18 indicates the timing of this sequence. The device takes 64 or 2^{17} (131,072) clock cycles to grant the bus depending on the CCR3 bit. The latter (not the QUICK RE-COVERY) case may be prohibitive for many demand-driven external Masters. If so, QUICK RECOVERY or IDLE mode can be used.



Figure 18. Bus Granting to External Master During STANDBY Mode

DC CHARACTERISTICS-Z8S180

Table 6.	Z8S1	80 DC (Charao	cteristics
V _{DD} :	= 5V	±10%;	V _{SS} :	= 0V

Symbol	ltem	Condition	Min	Тур	Max	Unit
V _{IH1}	Input H Voltage RESET, EXTAL, NMI		V _{DD} -0.6	—	V _{DD} +0.3	V
V _{IH2}	Input H Voltage Except RESET, EXTAL, NMI		2.0	_	V _{DD} +0.3	V
V _{IH3}	Input H Voltage CKS, CKA0, CKA1		2.4	_	V _{DD} +0.3	V
V _{IL1}	Input L Voltage RESET, EXTAL, NMI		-0.3	_	0.6	V
V _{IL2}	Input L Voltage Except RESET, EXTAL, NMI		-0.3	_	0.8	V
V _{OH}	Outputs H Voltage	$I_{OH} = -200 \mu A$	2.4	_		V
	All outputs	$I_{OH} = -20 \ \mu A$	V _{DD} –1.2	—	_	
V _{OL}	Outputs L Voltage All outputs	$I_{OL} = 2.2 \text{ mA}$	_	_	0.45	V
I	Input Leakage Current All Inputs Except XTAL, EXTAL	$V_{IN} = 0.5 \sim V_{DD} - 0.5$	_	_	1.0	μA
I _{TL}	Three State Leakage Current	$V_{IN} = 0.5 \sim V_{DD} - 0.5$		_	1.0	μA
¹ ا _{مم} ا	Power Dissipation	F = 10 MHz	_	25	60	mA
	(Normal Operation)	20		30	50	
		33		60	100	
	Power Dissipation	F = 10 MHz		2	5	
	(SYSTEM STOP mode)	20		3	6	
		33		5	9	
C _P	Pin Capacitance	$V_{IN} = 0_V, f = 1 MHz$ $T_A = 25°C$	_	_	12	pF
Note: 1. V _{IHmi}	$_{n}$ = V _{DD} -1.0V, V _{ILmax} = 0.8V (All	output terminals are at NO LO	AD.) V _{DD} = 5.	.0V.		

CPU CONTROL REGISTER

CPU Control Register (CCR). This register controls the basic clock rate, certain aspects of Power-Down modes, and output drive/low-noise options (Figure 31).



Figure 31. CPU Control Register (CCR) Address 1FH

Bit 7. Clock Divide Select. If this bit is 0, as it is after a RE-SET, the Z8S180/Z8L180 divides the frequency on the XTAL pin(s) by two to obtain its Master clock PHI. If this bit is programmed as 1, the part uses the XTAL frequency as PHI without division.

If an external oscillator is used in divide-by-one mode, the minimum pulse width requirement provided in the AC Characteristics must be satisfied.

Bits 6 and 3. STANDBY/IDLE Control. When these bits are both 0, a SLP instruction makes the Z8S180/Z8L180 enter SLEEP or SYSTEM STOP mode, depending on the IOSTOP bit (ICR5).

When D6 is 0 and D3 is 1, setting the IOSTOP bit (ICR5) and executing a SLP instruction puts the Z8S180/Z8L180 into IDLE mode in which the on-chip oscillator runs, but its output is blocked from the rest of the part, including PHI out.

When D6 is 1 and D3 is 0, setting IOSTOP (ICR5) and executing a SLP instruction puts the part into STANDBY mode, in which the on-chip oscillator is stopped and the part allows 2^{17} (128K) clock cycles for the oscillator to stabilize when it restarts.

When D6 and D3 are both 1, setting IOSTOP (ICR5) and executing a SLP instruction puts the part into QUICK RE-COVERY STANDBY mode, in which the on-chip oscillator is stopped, and the part allows only 64 clock cycles for the oscillator to stabilize when it restarts.

The latter section, HALT and LOW POWER modes, describes the subject more fully.

Bit 5 BREXT. This bit controls the ability of the Z8S180/Z8L180 to honor a bus request during STANDBY mode. If this bit is set to 1 and the part is in STANDBY mode, a BUSREQ is honored after the clock stabilization timer is timed out.

Bit 4 LNPHI. This bit controls the drive capability on the PHI Clock output. If this bit is set to 1, the PHI Clock output is reduced to 33 percent of its drive capability.

ZiLOG

Bit 2 LNIO. This bit controls the drive capability of certain external I/O pins of the Z8S180/Z8L180. When this bit is set to 1, the output drive capability of the following pins is reduced to 33 percent of the original drive capability:

RTSO	TxS
CKA1/TEND0	CKA0/DREQ0
TXA0	TXA1
TENDi	CKS

Bit 1 LNCPUCTL. This bit controls the drive capability of the CPU Control pins. When this bit is set to 1, the output drive capability of the following pins is reduced to 33 percent of the original drive capability:

BUSACK	RD
WR	M1
MREQ	IORQ
RFSH	HALT
E	TEST
ST	

Bit O LNAD/DATA. This bit controls the drive capability of the Address/Data bus output drivers. If this bit is set to 1, the output drive capability of the Address and Data bus outputs is reduced to 33 percent of its original drive capability.

CLOCK MULTIPLIER REGISTER

(Z180 MPU Address 1EH)



Figure 54. Clock Multiplier Register

Bit 7. X2 Clock Multiplier Mode. When this bit is set to 1, the programmer can double the internal clock speed from the speed of the external clock. This feature only operates effectively with frequencies of 10-16 MHz (20-32 MHz internal). When this bit is set to 0, the Z8S180/Z8L180 device operates in normal mode. At power-up, this feature is disabled.

Bit 6. Low Noise Crystal Option. Setting this bit to 1 enables the low-noise option for the EXTAL and XTAL pins. This option reduces the gain in addition to reducing the output drive capability to 30% of its original drive capability. The Low Noise Crystal Option is recommended in the use of crystals for PCMCIA applications, where the crystal may be driven too hard by the oscillator. Setting this bit to 0 is selected for normal operation of the EXTAL and XTAL pins. The default for this bit is 0.

Note: Operating restrictions for device operation are listed below. If a low-noise option is required, and normal device operation is required, use the clock multiplier feature.

Table 13. Low Noise Option

Low Noise ADDR 1E, bit 6 = 1	Normal ADDR 1E, bit $6 = 0$				
20 MHz @ 4.5V, 100°C	33 MHz @ 4.5V, 100°C				
10 MHz @ 3.0V, 100°C	20 MHz @ 3.0V, 100°C				

DMA BYTE COUNT REGISTER CHANNEL 0

The DMA Byte Count Register Channel 0 specifies the number of bytes to be transferred. This register contains 16 bits and may specify up to 64-KB transfers. When one byte is transferred, the register is decremented by one. If n bytes should be transferred, n must be stored before the DMA operation.

Note: All DMA Count Register channels are undefined during RESET.

DMA Byte Count Register Channel 0 Low

Mnemonic BCR0L Address 26H





DMA Byte Count Register Channel 0 High

Mnemonic BCR0H Address 27H



Figure 62. DMA Byte Count Register 0 High

DMA Byte Count Register Channel 1 Low

Mnemonic BCR1L Address 2EH



Figure 63. DMA Byte Count Register 1 Low

DMA Byte Count Register Channel 1 High

Mnemonic BCR1H Address 2FH



Figure 64. DMA Byte Count Register 1 High

DMA MODE REGISTER

The DMA Mode Register (DMODE) is used to set the addressing and transfer mode for channel 0.

DMA Mode Register

Mnemonic DMODE Address 31H





DM1, DM0: Destination Mode Channel 0 (Bits 5,4). This mode specifies whether the destination for channel 0 transfers is memory or I/O, and whether the address should be incremented or decremented for each byte transferred. DM1 and DM0 are cleared to 0 during RESET.

SM1, SM0: Source Mode Channel 0 (Bits 3, 2). This mode specifies whether the source for channel 0 transfers is memory or I/O, and whether the address should be incremented or decremented for each byte transferred.

T	able	15.	Channel	0	Source
				-	

Table 14. Channel 0 Destination						
Memory DM1 DM0 Memory I/O Increment/Decrement						
0	0	Memory	+ 1			
0	1	Memory	-1			
1	0	Memory	fixed			
1	1	I/O	fixed			

			Memory
SM1	SM0	Memory I/O	Increment/Decrement
0	0	Memory	+ 1
0	1	Memory	-1
1	0	Memory	fixed
1	1	I/O	fixed

Table 16 indicates all DMA transfer mode combinations of DMO, DM1, SMO, and SM1. Because I/O to/from I/O transfers are not implemented, 12 combinations are available.

DM1	DM0	SM1	SM0	Transfer Mode	Address Increment/Decrement		
0	0	0	0	Memory→Memory	SAR0 + 1, DAR0 + 1		
0	0	0	1	Memory→Memory	SAR0-1, DAR0+1		
0	0	1	0	Memory*→Memory	SAR0 fixed, DAR0+1		
0	0	1	1	I/O→Memory	SAR0 fixed, DAR0+1		
0	1	0	0	Memory→Memory	SAR0+1, DAR0-1		
0	1	0	1	Memory→Memory	SAR0-1, DAR0-1		
0	1	1	0	Memory*→Memory	SAR0 fixed, DAR0-1		
0	1	1	1	I/O→Memory	SAR0 fixed, DAR0-1		
1	0	0	0	Memory→Memory*	SAR0+1, DAR0 fixed		
1	0	0	1	Memory→Memory*	SAR0-1, DAR0 fixed		
1	0	1	0	Reserved			
1	0	1	1	Reserved			
1	1	0	0	Memory→I/O	SAR0+1, DAR0 fixed		
1	1	0	1	Memory→I/O	SAR0-1, DAR0 fixed		
1	1	1	0	Reserved			
1	1	1	1	Reserved			
Note: * Inc	Note: * Includes memory mapped I/O.						

Table 16. Transfer Mode Combinations

MMOD: Memory Mode Channel 0 (Bit 1). When channel 0 is configured for memory to/from memory transfers there is no Request Handshake signal to control the transfer timing. Instead, two automatic transfer timing modes are selectable: burst (MMOD = 1) and cycle steal (MMOD = 0). For burst memory to/from memory transfers, the DMAC takes control of the bus continuously until the DMA transfer

completes (as indicated by the byte count register = 0). In cycle steal mode, the CPU is provided a cycle for each DMA byte transfer cycle until the transfer is completed.

For channel 0 DMA with I/O source or destination, the selected Request signal times the transfer ignoring MMOD. MMOD is cleared to 0 during RESET.

DMA/WAIT CONTROL REGISTER

The DMA/WAIT Control Register (DCNTL) controls the insertion of wait states into DMAC (and CPU) accesses of memory or I/O. Also, the register defines the Request signal

for each channel as level or edge sense. DCNTL also sets the DMA transfer mode for channel 1, which is limited to memory to/from I/O transfers.



Figure 73. DMA/WAIT Control Register (DCNTL: I/O Address = 32H)

MWI1, MWI0: Memory Wait Insertion (Bits 7–6). This bit specifies the number of wait states introduced into CPU or DMAC memory access cycles. MWI1 and MWI0 are set to 1 during RESET.

MWI1	MWIO	Wait State
0	0	0
0	1	1
1	0	2
1	1	3

IWI1, IWI0: I/O Wait Insertion (Bits 5–4). This bit specifies the number of wait states introduced into CPU or DMAC I/O access cycles. IWI1 and IWI0 are set to 1 during RESET.

IWI1	IWIO	Wait State
0	0	1
0	1	2
1	0	3
1	1	4

Note: These wait states are added to the 3-clock I/O cycle that is used to access the on-chip I/O registers. It is equally valid to regard these as 0 to 3 wait states added to a 4-clock external I/O cycle.

DMS1, DMS0: DMA Request Sense (Bits 3–2). DMS1 and DMS0 specify the DMA request sense for channel 0 and channel 1 respectively. When reset to 0, the input is level sense. When set to 1, the input is edge sense. DMS1 and DMS0 are cleared to 0 during RESET.

DMSi	Sense
1	Edge Sense
0	Level Sense

Typically, for an input/source device, the associated DMS bit should be programmed as 0 for level sense. The device takes a relatively long time to update its Request signal after the DMA channel reads data (in the first of the two machine cycles involved in transferring a byte).

An output/destination device takes much less time to update its Request signal after the DMA channel starts a WRITE operation to it (the second machine cycle of the two cycles involved in transferring a byte). With zero-wait state I/O cycles, a device cannot update its request signal in the required time, so edge sensing must be used.

A one-wait-state I/O cycle also does not provide sufficient time for updating, so edge sensing is again required.

DIM1, DIM0: DMA Channel 1 I/O and Memory Mode (**Bits 1–0**). Specifies the source/destination and address modifier for channel 1 memory to/from I/O transfer modes. DIM1 and DIMO are cleared to 0 during RESET.

Table 17. Channel 1 Transfer Mode

DIM1	DMI0	Transfer Mode	Address Increment/Decrement			
0	0	Memory→I/0	MAR1 +1, IAR1 fixed			
0	1	Memory→I/O	MAR1 -1, IAR1 fixed			
1	0	I/O→Memory	IAR1 fixed, MAR1 +1			
1	1	I/O→Memory	IAR1 fixed, MAR1 -1			

All TRAPs occur after fetching an undefined second opcode byte following one of the prefix opcodes (CBH, DDH, EDH, or FDH) or after fetching an undefined third opcode byte following one of the double-prefix opcodes (DDCBH or FDCBH). The state of the Undefined Fetch Object (UFO) bit in ITC allows TRAP software to correctly *adjust* the stacked PC, depending on whether the second or third byte of the opcode generated the TRAP. If UFO = 0, the starting address of the invalid instruction is the stacked PC-1. If UFO = 1, the starting address of the invalid instruction is equal to the stacked PC-2.



Figure 75. TRAP Timing – 2nd Opcode Undefined

MMU COMMON BASE REGISTER

The Common Base Register (CBR) specifies the base address (on 4-KB boundaries) used to generate a 20-bit phys-

MMU Common Base Register

Mnemonic CBR Address 38H



Figure 78. MMU Common Base Register (CBR: I/O Address = 38H)

0 during RESET.

MMU BANK BASE REGISTER

The Bank Base Register (BBR) specifies the base address (on 4-KB boundaries) used to generate a 20-bit physical ad-

MMU Bank Base Register

Mnemonic BBR Address 39H



Figure 79. MMU Bank Base Register (BBR: I/O Address = 39H)

MMU COMMON/BANK AREA REGISTER

The Common/Bank Area Register (CBAR) specifies boundaries within the Z8S180/Z8L180 64-KB logical address space for up to three areas; Common Area), Bank Area and Common Area 1.

ical address for Common Area 1 accesses. All bits of CBR

dress for Bank Area accesses. All bits of BBR are reset to

are reset to 0 during RESET.

MMU Common/Bank Area Register

Mnemonic CBAR Address 3AH

Bit	7	6	5	4	3	2	1	0
	CA3	CA2	CA1	CA0	BA3	BA2	BA1	BAO
	R/W							

Figure 80. MMU Common/Bank Area Register (CBAR: I/O Address = 3AH)

I/O CONTROL REGISTER

The I/O Control Register (ICR) allows relocation of the internal I/O addresses. ICR also controls the enabling and disabling of IOSTOP mode (Figure 83).



Figure 83. I/O Control Register (ICR: I/O Address = 3FH)

IOA7, 6: I/O Address Relocation (Bits 7,6). IOA7 and IOA6 relocate internal I/O as indicated in Figure 84.

Note: The high-order 8 bits of 16-bit internal I/O address are always 0. IOA7 and IOA6 are cleared to 0 during RESET.





IOSTP: IOSTOP Mode (Bit 5). IOSTOP mode is enabled when IOSTP is set to 1. Normal I/O operation resumes when IOSTP is reprogrammed or RESET to 0.



Figure 87. 68-Pin PLCC Package Diagram