


Welcome to [E-XFL.COM](#)

**What is "Embedded - Microcontrollers"?**



"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

**Applications of "Embedded - Microcontrollers"**

**Details**

Product Status	Not For New Designs
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	100MHz
Connectivity	I²C, IrDA, SD, SPI, UART/USART, USB, USB OTG
Peripherals	DMA, I²S, LCD, LVD, POR, PWM, WDT
Number of I/O	78
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 37x16b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	121-LFBGA
Supplier Device Package	121-MAPBGA (8x8)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mk51dx256zcmc10">https://www.e-xfl.com/product-detail/nxp-semiconductors/mk51dx256zcmc10</a>

# Table of Contents

1 Ordering parts.....	4	6 Peripheral operating requirements and behaviors.....	23
1.1 Determining valid orderable parts.....	4	6.1 Core modules.....	23
2 Part identification.....	4	6.1.1 Debug trace timing specifications.....	23
2.1 Description.....	4	6.1.2 JTAG electricals.....	23
2.2 Format.....	4	6.2 System modules.....	26
2.3 Fields.....	4	6.3 Clock modules.....	26
2.4 Example.....	5	6.3.1 MCG specifications.....	26
3 Terminology and guidelines.....	5	6.3.2 Oscillator electrical specifications.....	28
3.1 Definition: Operating requirement.....	5	6.3.3 32 kHz Oscillator Electrical Characteristics.....	31
3.2 Definition: Operating behavior.....	6	6.4 Memories and memory interfaces.....	31
3.3 Definition: Attribute.....	6	6.4.1 Flash electrical specifications.....	31
3.4 Definition: Rating.....	7	6.4.2 EzPort Switching Specifications.....	33
3.5 Result of exceeding a rating.....	7	6.5 Security and integrity modules.....	34
3.6 Relationship between ratings and operating requirements.....	7	6.6 Analog.....	34
3.7 Guidelines for ratings and operating requirements.....	8	6.6.1 ADC electrical specifications.....	34
3.8 Definition: Typical value.....	8	6.6.2 CMP and 6-bit DAC electrical specifications.....	42
3.9 Typical value conditions.....	9	6.6.3 12-bit DAC electrical characteristics.....	44
4 Ratings.....	10	6.6.4 Op-amp electrical specifications.....	47
4.1 Thermal handling ratings.....	10	6.6.5 Transimpedance amplifier electrical specifications — full range.....	48
4.2 Moisture handling ratings.....	10	6.6.6 Transimpedance amplifier electrical specifications — limited range.....	49
4.3 ESD handling ratings.....	10	6.6.7 Voltage reference electrical specifications.....	50
4.4 Voltage and current operating ratings.....	10	6.7 Timers.....	51
5 General.....	11	6.8 Communication interfaces.....	51
5.1 AC electrical characteristics.....	11	6.8.1 USB electrical specifications.....	51
5.2 Nonswitching electrical specifications.....	11	6.8.2 USB DCD electrical specifications.....	52
5.2.1 Voltage and current operating requirements.....	12	6.8.3 USB VREG electrical specifications.....	52
5.2.2 LVD and POR operating requirements.....	13	6.8.4 DSPI switching specifications (limited voltage range).....	52
5.2.3 Voltage and current operating behaviors.....	13	6.8.5 DSPI switching specifications (full voltage range).....	54
5.2.4 Power mode transition operating behaviors.....	15	6.8.6 Inter-Integrated Circuit Interface (I2C) timing.....	56
5.2.5 Power consumption operating behaviors.....	16	6.8.7 UART switching specifications.....	57
5.2.6 EMC radiated emissions operating behaviors.....	19	6.8.8 SDHC specifications.....	57
5.2.7 Designing with radiated emissions in mind.....	20	6.8.9 I2S switching specifications.....	58
5.2.8 Capacitance attributes.....	20	6.9 Human-machine interfaces (HMI).....	61
5.3 Switching specifications.....	20	6.9.1 TSI electrical specifications.....	61
5.3.1 Device clock specifications.....	20	6.9.2 LCD electrical characteristics.....	62
5.3.2 General switching specifications.....	20	7 Dimensions.....	63
5.4 Thermal specifications.....	21	7.1 Obtaining package dimensions.....	63
5.4.1 Thermal operating requirements.....	21		
5.4.2 Thermal attributes.....	22		

# 1 Ordering parts

## 1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to [freescale.com](http://freescale.com) and perform a part number search for the following device numbers: PK51 and MK51.

# 2 Part identification

## 2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

## 2.2 Format

Part numbers for this device have the following format:

Q K## A M FFF R T PP CC N


## 2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	<ul style="list-style-type: none"><li>M = Fully qualified, general market flow</li><li>P = Prequalification</li></ul>
K##	Kinetis family	<ul style="list-style-type: none"><li>K51</li></ul>
A	Key attribute	<ul style="list-style-type: none"><li>D = Cortex-M4 w/ DSP</li><li>F = Cortex-M4 w/ DSP and FPU</li></ul>
M	Flash memory type	<ul style="list-style-type: none"><li>N = Program flash only</li><li>X = Program flash and FlexMemory</li></ul>

*Table continues on the next page...*

## 3.6 Relationship between ratings and operating requirements



## 3.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

## 3.8 Definition: Typical value

A *typical value* is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.

## 4 Ratings

### 4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
$T_{STG}$	Storage temperature	-55	150	°C	<a href="#">1</a>
$T_{SDR}$	Solder temperature, lead-free	—	260	°C	<a href="#">2</a>
	Solder temperature, leaded	—	245		

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.
2. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

### 4.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	—	3	—	<a href="#">1</a>

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

### 4.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
$V_{HBM}$	Electrostatic discharge voltage, human body model	-2000	+2000	V	<a href="#">1</a>
$V_{CDM}$	Electrostatic discharge voltage, charged-device model	-500	+500	V	<a href="#">2</a>
$I_{LAT}$	Latch-up current at ambient temperature of 105°C	-100	+100	mA	<a href="#">3</a>

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
2. Determined according to JEDEC Standard JESD22-C101, *Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components*.
3. Determined according to JEDEC Standard JESD78, *IC Latch-Up Test*.

### 4.4 Voltage and current operating ratings


Symbol	Description	Min.	Max.	Unit
$V_{DD}$	Digital supply voltage	-0.3	3.8	V
$I_{DD}$	Digital supply current	—	185	mA
$V_{DIO}$	Digital input voltage (except $\overline{\text{RESET}}$ , EXTAL, and XTAL)	-0.3	5.5	V
$V_{AIO}$	Analog <sup>1</sup> , $\overline{\text{RESET}}$ , EXTAL, and XTAL input voltage	-0.3	$V_{DD} + 0.3$	V
$I_D$	Maximum current single pin limit (applies to all digital pins)	-25	25	mA
$V_{DDA}$	Analog supply voltage	$V_{DD} - 0.3$	$V_{DD} + 0.3$	V
$V_{USB\_DP}$	USB_DP input voltage	-0.3	3.63	V
$V_{USB\_DM}$	USB_DM input voltage	-0.3	3.63	V
$V_{REGIN}$	USB regulator input	-0.3	6.0	V
$V_{BAT}$	RTC battery supply voltage	-0.3	3.8	V

1. Analog pins are defined as pins that do not have an associated general purpose I/O port function.

## 5 General

### 5.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.



The midpoint is  $V_{IL} + (V_{IH} - V_{IL})/2$ .

**Figure 1. Input signal measurement reference**

All digital I/O switching characteristics assume:

1. output pins
  - have  $C_L = 30\text{pF}$  loads,
  - are configured for fast slew rate ( $\text{PORTx\_PCRn[SRE]}=0$ ), and
  - are configured for high drive strength ( $\text{PORTx\_PCRn[DSE]}=1$ )
2. input pins
  - have their passive filter disabled ( $\text{PORTx\_PCRn[PFE]}=0$ )


## 5.2 Nonswitching electrical specifications

### 5.2.1 Voltage and current operating requirements

**Table 1. Voltage and current operating requirements**

Symbol	Description	Min.	Max.	Unit	Notes
$V_{DD}$	Supply voltage	1.71	3.6	V	
$V_{DDA}$	Analog supply voltage	1.71	3.6	V	
$V_{DD} - V_{DDA}$	$V_{DD}$ -to- $V_{DDA}$ differential voltage	-0.1	0.1	V	
$V_{SS} - V_{SSA}$	$V_{SS}$ -to- $V_{SSA}$ differential voltage	-0.1	0.1	V	
$V_{BAT}$	RTC battery supply voltage	1.71	3.6	V	
$V_{IH}$	Input high voltage				
	• $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	$0.7 \times V_{DD}$	—	V	
	• $1.7 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}$	$0.75 \times V_{DD}$	—	V	
$V_{IL}$	Input low voltage				
	• $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	—	$0.35 \times V_{DD}$	V	
	• $1.7 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}$	—	$0.3 \times V_{DD}$	V	
$V_{HYS}$	Input hysteresis	$0.06 \times V_{DD}$	—	V	
$I_{ICDIO}$	Digital pin negative DC injection current — single pin	-5	—	mA	1
	• $V_{IN} < V_{SS}-0.3\text{V}$				
$I_{ICAIO}$	Analog <sup>2</sup> , EXTAL, and XTAL pin DC injection current — single pin			mA	3
	• $V_{IN} < V_{SS}-0.3\text{V}$ (Negative current injection)	-5	—		
	• $V_{IN} > V_{DD}+0.3\text{V}$ (Positive current injection)	—	+5		
$I_{ICcont}$	Contiguous pin DC injection current —regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins			mA	
	• Negative current injection	-25	—		
	• Positive current injection	—	+25		
$V_{ODPU}$	Open drain pullup voltage level	$V_{DD}$	$V_{DD}$	V	4
$V_{RAM}$	$V_{DD}$ voltage required to retain RAM	1.2	—	V	
$V_{RFVBAT}$	$V_{BAT}$ voltage required to retain the VBAT register file	$V_{POR\_VBAT}$	—	V	

- All 5 V tolerant digital I/O pins are internally clamped to  $V_{SS}$  through an ESD protection diode. There is no diode connection to  $V_{DD}$ . If  $V_{IN}$  is less than  $V_{DIO\_MIN}$ , a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as  $R=(V_{DIO\_MIN}-V_{IN})/I_{ICDIO}$ .
- Analog pins are defined as pins that do not have an associated general purpose I/O port function. Additionally, EXTAL and XTAL are analog pins.
- All analog pins are internally clamped to  $V_{SS}$  and  $V_{DD}$  through ESD protection diodes. If  $V_{IN}$  is less than  $V_{AIO\_MIN}$  or greater than  $V_{AIO\_MAX}$ , a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as  $R=(V_{AIO\_MIN}-V_{IN})/I_{ICAIO}$ . The positive injection current limiting resistor is calculated as  $R=(V_{IN}-V_{AIO\_MAX})/I_{ICAIO}$ . Select the larger of these two calculated resistances if the pin is exposed to positive and negative injection currents.
- Open drain outputs must be pulled to VDD.



**Figure 2. Run mode supply current vs. core frequency**

### 5.2.6 EMC radiated emissions operating behaviors

**Table 7. EMC radiated emissions operating behaviors as measured on 144LQFP and 144MAPBGA packages**

Symbol	Description	Frequency band (MHz)	144LQFP	144MAPBGA	Unit	Notes
V <sub>RE1</sub>	Radiated emissions voltage, band 1	0.15–50	23	12	dB $\mu$ V	1 , 2
V <sub>RE2</sub>	Radiated emissions voltage, band 2	50–150	27	24	dB $\mu$ V	
V <sub>RE3</sub>	Radiated emissions voltage, band 3	150–500	28	27	dB $\mu$ V	
V <sub>RE4</sub>	Radiated emissions voltage, band 4	500–1000	14	11	dB $\mu$ V	
V <sub>RE_ICC</sub>	IEC level	0.15–1000	K	K	—	2, 3

- Determined according to IEC Standard 61967-1, *Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions* and IEC Standard 61967-2, *Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method*. Measurements were made while the microcontroller was running basic application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.

## 5.4.1 Thermal operating requirements

Table 11. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit
T <sub>J</sub>	Die junction temperature	-40	125	°C
T <sub>A</sub>	Ambient temperature	-40	85	°C

## 5.4.2 Thermal attributes

Board type	Symbol	Description	121 MAPBGA	Unit	Notes
Single-layer (1s)	R <sub>θJA</sub>	Thermal resistance, junction to ambient (natural convection)	65	°C/W	1
Four-layer (2s2p)	R <sub>θJA</sub>	Thermal resistance, junction to ambient (natural convection)	36	°C/W	1
Single-layer (1s)	R <sub>θJMA</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	52	°C/W	1
Four-layer (2s2p)	R <sub>θJMA</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	31	°C/W	1
—	R <sub>θJB</sub>	Thermal resistance, junction to board	17	°C/W	2
—	R <sub>θJC</sub>	Thermal resistance, junction to case	13	°C/W	3
—	Ψ <sub>JT</sub>	Thermal characterization parameter, junction to package top outside center (natural convection)	3	°C/W	4

1. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*, or EIA/JEDEC Standard JESD51-6, *Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air)*.
2. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*.
3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
4. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*.




Figure 7. Test Access Port timing




Figure 8. TRST timing

## 6.2 System modules

There are no specifications necessary for the device's system modules.

## 6.3 Clock modules

4. Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG\_S register being set.

### NOTE

The 32 kHz oscillator works in low power mode by default and cannot be moved into high power/gain mode.

## 6.3.3 32 kHz Oscillator Electrical Characteristics

This section describes the module electrical characteristics.

### 6.3.3.1 32 kHz oscillator DC electrical specifications

**Table 18. 32kHz oscillator DC electrical specifications**

Symbol	Description	Min.	Typ.	Max.	Unit
$V_{BAT}$	Supply voltage	1.71	—	3.6	V
$R_F$	Internal feedback resistor	—	100	—	MΩ
$C_{para}$	Parasitical capacitance of EXTAL32 and XTAL32	—	5	7	pF
$V_{pp}$ <sup>1</sup>	Peak-to-peak amplitude of oscillation	—	0.6	—	V

1. When a crystal is being used with the 32 kHz oscillator, the EXTAL32 and XTAL32 pins should only be connected to required oscillator components and must not be connected to any other devices.

### 6.3.3.2 32 kHz oscillator frequency specifications

**Table 19. 32 kHz oscillator frequency specifications**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$f_{osc\_lo}$	Oscillator crystal	—	32.768	—	kHz	
$t_{start}$	Crystal start-up time	—	1000	—	ms	<a href="#">1</a>
$f_{ec\_extal32}$	Externally provided input clock frequency	—	32.768	—	kHz	<a href="#">2</a>
$V_{ec\_extal32}$	Externally provided input clock amplitude	700	—	$V_{BAT}$	mV	<a href="#">2, 3</a>


1. Proper PC board layout procedures must be followed to achieve specifications.  
 2. This specification is for an externally supplied clock driven to EXTAL32 and does not apply to any other clock input. The oscillator remains enabled and XTAL32 must be left unconnected.  
 3. The parameter specified is a peak-to-peak value and  $V_{IH}$  and  $V_{IL}$  specifications do not apply. The voltage of the applied clock must be within the range of  $V_{SS}$  to  $V_{BAT}$ .


## 6.4 Memories and memory interfaces

**Table 26. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)**

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
$E_{IL}$	Input leakage error			$I_{in} \times R_{AS}$		mV	$I_{in}$ = leakage current (refer to the MCU's voltage and current operating ratings)
	Temp sensor slope	Across the full temperature range of the device	1.55	1.62	1.69	mV/°C	
$V_{TEMP25}$	Temp sensor voltage	25 °C	706	716	726	mV	

1. All accuracy numbers assume the ADC is calibrated with  $V_{REFH} = V_{DDA}$
2. Typical values assume  $V_{DDA} = 3.0$  V, Temp = 25°C,  $f_{ADCK} = 2.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
3. The ADC supply current depends on the ADC conversion clock speed, conversion rate and the ADLPC bit (low power). For lowest power operation the ADLPC bit must be set, the HSC bit must be clear with 1 MHz ADC conversion clock speed.
4. 1 LSB =  $(V_{REFH} - V_{REFL})/2^N$
5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
6. Input data is 100 Hz sine wave. ADC conversion clock < 12 MHz.
7. Input data is 1 kHz sine wave. ADC conversion clock < 12 MHz.

**Typical ADC 16-bit Differential ENOB vs ADC Clock  
100Hz, 90% FS Sine Input****Figure 11. Typical ENOB vs. ADC\_CLK for 16-bit differential mode**



**Figure 15. Typical INL error vs. digital code**

**Table 38. VREF full-range operating behaviors (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$V_{tdrift}$	Temperature drift ( $V_{max} - V_{min}$ across the full temperature range)	—	—	80	mV	
$I_{bg}$	Bandgap only current	—	—	80	$\mu A$	1
$I_{lp}$	Low-power buffer current	—	—	360	$\mu A$	1
$I_{hp}$	High-power buffer current	—	—	1	mA	1
$\Delta V_{LOAD}$	Load regulation <ul style="list-style-type: none"> <li>• current = + 1.0 mA</li> <li>• current = - 1.0 mA</li> </ul>	—	2	—	mV	1, 2
$T_{stup}$	Buffer startup time	—	—	100	$\mu s$	
$V_{vdrift}$	Voltage drift ( $V_{max} - V_{min}$ across the full voltage range)	—	2	—	mV	1

1. See the chip's Reference Manual for the appropriate settings of the VREF Status and Control register.
2. Load regulation voltage is the difference between the VREF\_OUT voltage with no load vs. voltage with defined load

**Table 39. VREF limited-range operating requirements**

Symbol	Description	Min.	Max.	Unit	Notes
$T_A$	Temperature	0	50	$^{\circ}C$	

**Table 40. VREF limited-range operating behaviors**

Symbol	Description	Min.	Max.	Unit	Notes
$V_{out}$	Voltage reference output with factory trim	1.173	1.225	V	

## 6.7 Timers

See [General switching specifications](#).

## 6.8 Communication interfaces

### 6.8.1 USB electrical specifications

The USB electicals for the USB On-the-Go module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit [usb.org](http://usb.org).

## 6.8.2 USB DCD electrical specifications

Table 41. USB DCD electrical specifications

Symbol	Description	Min.	Typ.	Max.	Unit
V <sub>DP_SRC</sub>	USB_DP source voltage (up to 250 $\mu$ A)	0.5	—	0.7	V
V <sub>LGC</sub>	Threshold voltage for logic high	0.8	—	2.0	V
I <sub>DP_SRC</sub>	USB_DP source current	7	10	13	$\mu$ A
I <sub>DM_SINK</sub>	USB_DM sink current	50	100	150	$\mu$ A
R <sub>DM_DWN</sub>	D-pulldown resistance for data pin contact detect	14.25	—	24.8	k $\Omega$
V <sub>DAT_REF</sub>	Data detect voltage	0.25	0.33	0.4	V


## 6.8.3 USB VREG electrical specifications

Table 42. USB VREG electrical specifications

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
V <sub>REGIN</sub>	Input supply voltage	2.7	—	5.5	V	
I <sub>DDon</sub>	Quiescent current — Run mode, load current equal zero, input supply (V <sub>REGIN</sub> ) > 3.6 V	—	120	186	$\mu$ A	
I <sub>DDstby</sub>	Quiescent current — Standby mode, load current equal zero	—	1.27	30	$\mu$ A	
I <sub>DDoff</sub>	Quiescent current — Shutdown mode <ul style="list-style-type: none"> <li>• V<sub>REGIN</sub> = 5.0 V and temperature=25 °C</li> <li>• Across operating voltage and temperature</li> </ul>	—	650	—	nA	
—	—	—	4	—	$\mu$ A	
I <sub>LOADrun</sub>	Maximum load current — Run mode	—	—	120	mA	
I <sub>LOADstby</sub>	Maximum load current — Standby mode	—	—	1	mA	
V <sub>Reg33out</sub>	Regulator output voltage — Input supply (V <sub>REGIN</sub> ) > 3.6 V <ul style="list-style-type: none"> <li>• Run mode</li> <li>• Standby mode</li> </ul>	3 2.1	3.3 2.8	3.6 3.6	V V	
V <sub>Reg33out</sub>	Regulator output voltage — Input supply (V <sub>REGIN</sub> ) < 3.6 V, pass-through mode	2.1	—	3.6	V	<sup>2</sup>
C <sub>OUT</sub>	External output capacitor	1.76	2.2	8.16	$\mu$ F	
ESR	External output capacitor equivalent series resistance	1	—	100	m $\Omega$	
I <sub>LIM</sub>	Short circuit current	—	290	—	mA	

1. Typical values assume V<sub>REGIN</sub> = 5.0 V, Temp = 25 °C unless otherwise stated.

2. Operating in pass-through mode: regulator output voltage equal to the input voltage minus a drop proportional to I<sub>Load</sub>.



**Figure 20. DSPI classic SPI timing — slave mode**


### 6.8.6 Inter-Integrated Circuit Interface ( $I^2C$ ) timing

**Table 47.  $I^2C$  timing**

Characteristic	Symbol	Standard Mode		Fast Mode		Unit
		Minimum	Maximum	Minimum	Maximum	
SCL Clock Frequency	$f_{SCL}$	0	100	0	400	kHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	$t_{HD}; STA$	4	—	0.6	—	$\mu s$
LOW period of the SCL clock	$t_{LOW}$	4.7	—	1.3	—	$\mu s$
HIGH period of the SCL clock	$t_{HIGH}$	4	—	0.6	—	$\mu s$
Set-up time for a repeated START condition	$t_{SU}; STA$	4.7	—	0.6	—	$\mu s$
Data hold time for $I^2C$ bus devices	$t_{HD}; DAT$	0 <sup>1</sup>	3.45 <sup>2</sup>	0 <sup>3</sup>	0.9 <sup>1</sup>	$\mu s$
Data set-up time	$t_{SU}; DAT$	250 <sup>4</sup>	—	100 <sup>2, 5</sup>	—	ns
Rise time of SDA and SCL signals	$t_r$	—	1000	20 + 0.1 $C_b$ <sup>6</sup>	300	ns
Fall time of SDA and SCL signals	$t_f$	—	300	20 + 0.1 $C_b$ <sup>5</sup>	300	ns
Set-up time for STOP condition	$t_{SU}; STO$	4	—	0.6	—	$\mu s$
Bus free time between STOP and START condition	$t_{BUF}$	4.7	—	1.3	—	$\mu s$
Pulse width of spikes that must be suppressed by the input filter	$t_{SP}$	N/A	N/A	0	50	ns

1. The master mode  $I^2C$  deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves acknowledge this address byte, then a negative hold time can result, depending on the edge rates of the SDA and SCL lines.
2. The maximum  $t_{HD}; DAT$  must be met only if the device does not stretch the LOW period ( $t_{LOW}$ ) of the SCL signal.
3. Input signal Slew = 10ns and Output Load = 50pf
4. Set-up time in slave-transmitter mode is 1 IPBus clock period, if the TX FIFO is empty.
5. A Fast mode  $I^2C$  bus device can be used in a Standard mode  $I^2C$  bus system, but the requirement  $t_{SU}; DAT \geq 250$  ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, then it must output the next data bit to the SDA line  $t_{rmax} + t_{SU}; DAT = 1000 + 250 = 1250$  ns (according to the Standard mode  $I^2C$  bus specification) before the SCL line is released.

6.  $C_b$  = total capacitance of the one bus line in pF.



**Figure 21. Timing definition for fast and standard mode devices on the I<sup>2</sup>C bus**

## 6.8.7 UART switching specifications


See [General switching specifications](#).

## 6.8.8 SDHC specifications

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

**Table 48. SDHC switching specifications**

Num	Symbol	Description	Min.	Max.	Unit
<b>Card input clock</b>					
SD1	fpp	Clock frequency (low speed)	0	400	kHz
	fpp	Clock frequency (SD/SDIO full speed\high speed)	0	25\50	MHz
	fpp	Clock frequency (MMC full speed\high speed)	0	20\50	MHz
	f <sub>OD</sub>	Clock frequency (identification mode)	0	400	kHz
SD2	t <sub>WL</sub>	Clock low time	7	—	ns
SD3	t <sub>WH</sub>	Clock high time	7	—	ns
SD4	t <sub>TLH</sub>	Clock rise time	—	3	ns
SD5	t <sub>THL</sub>	Clock fall time	—	3	ns
<b>SDHC output / card inputs SDHC_CMD, SDHC_DAT (reference to SDHC_CLK)</b>					
SD6	t <sub>OD</sub>	SDHC output delay (output valid)	-5	8.3	ns
<b>SDHC input / card inputs SDHC_CMD, SDHC_DAT (reference to SDHC_CLK)</b>					
SD7	t <sub>ISU</sub>	SDHC input setup time	5	—	ns
SD8	t <sub>IH</sub>	SDHC input hold time	0	—	ns

**Figure 24. I<sup>2</sup>S timing — slave modes****Table 51. I<sup>2</sup>S master mode timing (full voltage range)**

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S1	I <sub>2</sub> S_MCLK cycle time	$2 \times t_{SYS}$		ns
S2	I <sub>2</sub> S_MCLK pulse width high/low	45%	55%	MCLK period
S3	I <sub>2</sub> S_BCLK cycle time	$5 \times t_{SYS}$	—	ns
S4	I <sub>2</sub> S_BCLK pulse width high/low	45%	55%	BCLK period
S5	I <sub>2</sub> S_BCLK to I <sub>2</sub> S_FS output valid	—	15	ns
S6	I <sub>2</sub> S_BCLK to I <sub>2</sub> S_FS output invalid	-4.3	—	ns
S7	I <sub>2</sub> S_BCLK to I <sub>2</sub> S_TxD valid	—	15	ns
S8	I <sub>2</sub> S_BCLK to I <sub>2</sub> S_TxD invalid	-4.6	—	ns
S9	I <sub>2</sub> S_RXD/I <sub>2</sub> S_FS input setup before I <sub>2</sub> S_BCLK	23.9	—	ns
S10	I <sub>2</sub> S_RXD/I <sub>2</sub> S_FS input hold after I <sub>2</sub> S_BCLK	0	—	ns

**Table 52. I<sup>2</sup>S slave mode timing (full voltage range)**

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S11	I <sub>2</sub> S_BCLK cycle time (input)	$8 \times t_{SYS}$	—	ns
S12	I <sub>2</sub> S_BCLK pulse width high/low (input)	45%	55%	MCLK period
S13	I <sub>2</sub> S_FS input setup before I <sub>2</sub> S_BCLK	10	—	ns
S14	I <sub>2</sub> S_FS input hold after I <sub>2</sub> S_BCLK	3.5	—	ns
S15	I <sub>2</sub> S_BCLK to I <sub>2</sub> S_TxD/I <sub>2</sub> S_FS output valid	—	28.6	ns
S16	I <sub>2</sub> S_BCLK to I <sub>2</sub> S_TxD/I <sub>2</sub> S_FS output invalid	0	—	ns
S17	I <sub>2</sub> S_RXD setup before I <sub>2</sub> S_BCLK	10	—	ns
S18	I <sub>2</sub> S_RXD hold after I <sub>2</sub> S_BCLK	2	—	ns

## 6.9 Human-machine interfaces (HMI)

### 6.9.1 TSI electrical specifications

Table 53. TSI electrical specifications

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$V_{DDTSI}$	Operating voltage	1.71	—	3.6	V	
$C_{ELE}$	Target electrode capacitance range	1	20	500	pF	1
$f_{REFmax}$	Reference oscillator frequency	—	5.5	12.7	MHz	2
$f_{ELEmax}$	Electrode oscillator frequency	—	0.5	4.0	MHz	3
$C_{REF}$	Internal reference capacitor	0.5	1	1.2	pF	
$V_{DELTA}$	Oscillator delta voltage	100	600	760	mV	4
$I_{REF}$	Reference oscillator current source base current • 1uA setting (REFCHRG=0) • 32uA setting (REFCHRG=31)	—	1.133	1.5	μA	3, 5
$I_{ELE}$	Electrode oscillator current source base current • 1uA setting (EXTCHRG=0) • 32uA setting (EXTCHRG=31)	—	1.133	1.5	μA	3, 6
Pres5	Electrode capacitance measurement precision	—	8.3333	38400	fF/count	7
Pres20	Electrode capacitance measurement precision	—	8.3333	38400	fF/count	8
Pres100	Electrode capacitance measurement precision	—	8.3333	38400	fF/count	9
MaxSens	Maximum sensitivity	0.003	12.5	—	fF/count	10
Res	Resolution	—	—	16	bits	
$T_{Con20}$	Response time @ 20 pF	8	15	25	μs	11
$I_{TSI\_RUN}$	Current added in run mode	—	55	—	μA	
$I_{TSI\_LP}$	Low power mode current adder	—	1.3	2.5	μA	12

1. The TSI module is functional with capacitance values outside this range. However, optimal performance is not guaranteed.
2. CAPTRM=7, DELVOL=7, and fixed external capacitance of 20 pF.
3. CAPTRM=0, DELVOL=2, and fixed external capacitance of 20 pF.
4. CAPTRM=0, EXTCHRG=9, and fixed external capacitance of 20 pF.
5. The programmable current source value is generated by multiplying the SCANC[REFCHRG] value and the base current.
6. The programmable current source value is generated by multiplying the SCANC[EXTCHRG] value and the base current.
7. Measured with a 5 pF electrode, reference oscillator frequency of 10 MHz, PS = 128, NSCN = 8; Iext = 16.
8. Measured with a 20 pF electrode, reference oscillator frequency of 10 MHz, PS = 128, NSCN = 2; Iext = 16.
9. Measured with a 20 pF electrode, reference oscillator frequency of 10 MHz, PS = 16, NSCN = 3; Iext = 16.
10. Sensitivity defines the minimum capacitance change when a single count from the TSI module changes, it is equal to  $(C_{ref} * I_{ext}) / (I_{ref} * PS * NSCN)$ . Sensitivity depends on the configuration used. The typical value listed is based on the following configuration: Iext = 5 μA, EXTCHRG = 4, PS = 128, NSCN = 2, Iref = 16 μA, REFCHRG = 15, Cref = 1.0 pF. The minimum sensitivity describes the smallest possible capacitance that can be measured by a single count (this is the best sensitivity but is described as a minimum because it's the smallest number). The minimum sensitivity parameter is based on the following configuration: Iext = 1 μA, EXTCHRG = 0, PS = 128, NSCN = 32, Iref = 32 μA, REFCHRG = 31, Cref = 0.5 pF
11. Time to do one complete measurement of the electrode. Sensitivity resolution of 0.0133 pF, PS = 0, NSCN = 0, 1 electrode, DELVOL = 2, EXTCHRG = 15.
12. CAPTRM=7, DELVOL=2, REFCHRG=0, EXTCHRG=4, PS=7, NSCN=0F, LPSCNITV=F, LPO is selected (1 kHz), and fixed external capacitance of 20 pF. Data is captured with an average of 7 periods window.

121 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
F9	PTB21	LCD_P17	LCD_P17	PTB21	SPI2_SCK				CMP1_OUT	LCD_P17	
F8	PTB22	LCD_P18	LCD_P18	PTB22	SPI2_SOUT				CMP2_OUT	LCD_P18	
E8	PTB23	LCD_P19	LCD_P19	PTB23	SPI2_SIN	SPI0_PCS5				LCD_P19	
B9	PTC0	LCD_P20/ ADC0_SE14/ TSI0_CH13	LCD_P20/ ADC0_SE14/ TSI0_CH13	PTC0	SPI0_PCS4	PDB0_EXTRG	I2S0_TXD			LCD_P20	
D8	PTC1/ LLWU_P6	LCD_P21/ ADC0_SE15/ TSI0_CH14	LCD_P21/ ADC0_SE15/ TSI0_CH14	PTC1/ LLWU_P6	SPI0_PCS3	UART1_RTS_b	FTM0_CH0			LCD_P21	
C8	PTC2	LCD_P22/ ADC0_SE4b/ CMP1_IN0/ TSI0_CH15	LCD_P22/ ADC0_SE4b/ CMP1_IN0/ TSI0_CH15	PTC2	SPI0_PCS2	UART1_CTS_b	FTM0_CH1			LCD_P22	
B8	PTC3/ LLWU_P7	LCD_P23/ CMP1_IN1	LCD_P23/ CMP1_IN1	PTC3/ LLWU_P7	SPI0_PCS1	UART1_RX	FTM0_CH2			LCD_P23	
A11	VLL3	VLL3	VLL3								
A10	VLL2	VLL2	VLL2								
A9	VLL1	VLL1	VLL1								
B11	VCAP2	VCAP2	VCAP2								
C11	VCAP1	VCAP1	VCAP1								
A8	PTC4/ LLWU_P8	LCD_P24	LCD_P24	PTC4/ LLWU_P8	SPI0_PCS0	UART1_TX	FTM0_CH3		CMP1_OUT	LCD_P24	
D7	PTC5/ LLWU_P9	LCD_P25	LCD_P25	PTC5/ LLWU_P9	SPI0_SCK		LPT0_ALT2		CMP0_OUT	LCD_P25	
C7	PTC6/ LLWU_P10	LCD_P26/ CMP0_IN0	LCD_P26/ CMP0_IN0	PTC6/ LLWU_P10	SPI0_SOUT	PDB0_EXTRG				LCD_P26	
B7	PTC7	LCD_P27/ CMP0_IN1	LCD_P27/ CMP0_IN1	PTC7	SPI0_SIN					LCD_P27	
A7	PTC8	LCD_P28/ ADC1_SE4b/ CMP0_IN2	LCD_P28/ ADC1_SE4b/ CMP0_IN2	PTC8		I2S0_MCLK	I2S0_CLKIN			LCD_P28	
D6	PTC9	LCD_P29/ ADC1_SE5b/ CMP0_IN3	LCD_P29/ ADC1_SE5b/ CMP0_IN3	PTC9			I2S0_RX_BCLK		FTM2_FLT0	LCD_P29	
C6	PTC10	LCD_P30/ ADC1_SE6b/ CMP0_IN4	LCD_P30/ ADC1_SE6b/ CMP0_IN4	PTC10	I2C1_SCL		I2S0_RX_FS			LCD_P30	
C5	PTC11/ LLWU_P11	LCD_P31/ ADC1_SE7b	LCD_P31/ ADC1_SE7b	PTC11/ LLWU_P11	I2C1_SDA		I2S0_RXD			LCD_P31	
B6	PTC12	LCD_P32	LCD_P32	PTC12		UART4_RTS_b				LCD_P32	
A6	PTC13	LCD_P33	LCD_P33	PTC13		UART4_CTS_b				LCD_P33	
A5	PTC14	LCD_P34	LCD_P34	PTC14		UART4_RX				LCD_P34	
B5	PTC15	LCD_P35	LCD_P35	PTC15		UART4_TX				LCD_P35	
D5	PTC16	LCD_P36	LCD_P36	PTC16		UART3_RX				LCD_P36	
C4	PTC17	LCD_P37	LCD_P37	PTC17		UART3_TX				LCD_P37	
B4	PTC18	LCD_P38	LCD_P38	PTC18		UART3_RTS_b				LCD_P38	

	1	2	3	4	5	6	7	8	9	10	11	
A	PTD7	PTD5	PTD4	PTC19	PTC14	PTC13	PTC8	PTC4	VLL1	VLL2	VLL3	A
B	PTD10	PTD6	PTD3	PTC18	PTC15	PTC12	PTC7	PTC3	PTC0	PTB16	VCAP2	B
C	PTD12	PTD11	PTD2	PTC17	PTC11	PTC10	PTC6	PTC2	PTB19	PTB11	VCAP1	C
D	PTD14	PTD13	PTD1	PTD0	PTC16	PTC9	PTC5	PTC1	PTB18	PTB10	PTB8	D
E	PTD15	PTE2	PTE1	PTE0	VDD	VDD	VDD	PTB23	PTB17	PTB9	PTB7	E
F	USB0_DP	USB0_DM	PTE6	PTE3	VDDA	VSSA	VSS	PTB22	PTB21	PTB20	PTB6	F
G	VOUT33	VREGIN	VSS	PTE5	VREFH	VREFL	VSS	PTB3	PTB2	PTB1	PTB0	G
H	ADC0_DP1/ OP0_DP0	ADC0_DM1/ OP0_DM0	ADC0_SE16/ OP0_OUT/ CMP1_IN2/ ADC0_SE21/ OP0_DP1/ OP1_DP1	TRI0_DM	TRI1_DM	TRI1_OUT/ CMP2_IN5/ ADC1_SE22	PTE4	PTA1	PTA3	PTA17	PTA29	H
J	ADC1_DP1/ OP1_DP0/ OP1_DM1	ADC1_DM1/ OP1_DM0	ADC1_SE16/ OP1_OUT/ CMP2_IN2/ ADC0_SE22/ OP0_DP2/ OP1_DP2	TRI0_DP	TRI1_DP	PTA0	PTA2	PTA4	PTA10	PTA16	RESET_b	J
K	PGA1_DP/ ADC0_DP0/ ADC1_DP3	PGA1_DM/ ADC0_DM0/ ADC1_DM3	TRI0_OUT/ OP1_DM2	DAC1_OUT/ CMP1_IN3/ ADC1_SE23/ OP0_DP5/ OP1_DP5	DAC0_OUT/ CMP1_IN3/ ADC0_SE23/ OP0_DP4/ OP1_DP4	VBAT	PTA5	PTA12	PTA14	VSS	PTA19	K
L	PGA1_DP/ ADC1_DP0/ ADC0_DP3	PGA1_DM/ ADC1_DM0/ ADC0_DM3	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18	XTAL32	EXTAL32	VSS	RESERVED	PTA13	PTA15	VDD	PTA18	L
	1	2	3	4	5	6	7	8	9	10	11	

Figure 25. K51 121 MAPBGA Pinout Diagram

## 9 Revision History

The following table provides a revision history for this document.

Table 55. Revision History

Rev. No.	Date	Substantial Changes
2	3/2011	Initial public revision
3	3/2011	Added sections that were inadvertently removed in previous revision

Table continues on the next page...