



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	IrDA, UART/USART
Peripherals	Brown-out Detect/Reset, LED, LVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	1KB (1K x 8)
Program Memory Type	FLASH
EEPROM Size	16 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f011asj020sc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Overview

Zilog's Z8 Encore[®] MCU family of products arthe first in a line of Zilo[®] microcontroller products based upon the 8-bit eZ8 CPU. Zilog's Z8 Encor[®] FOB2A Series products expand upon Zilogextensive line of 8-bit microcorrollers. The Flash in-circuit programming capability allows for fasterveteopment time and program changes in the field. The new eZ8 CPU is upweacompatible with existing Z8 instructions. The rich peripheral set of the Z8 Enced XP F082A Series makes it suitable for a variety of applications including motor controsecurity systems, homepaliances, personal electronic devices, and sensors.

Features

The key features of Z8 Encore! XP F082A Series products include:

- 20 MHz eZ8 CPU
- 1 KB, 2 KB, 4 KB, or 8 KB Flash memonyith in-circuit programming capability
- 256 B, 512 B, or 1 KB register RAM
- Up to 128 B non-volatilelata storage (NVDS)
- Internal precision oscillator trimmed to ±1% accuracy
- External crystal oscillator, operating up to 20 MHz
- Optional 8-channel, 10-bit another to-digital converter (ADC)
- Optional on-chip temperature sensor
- On-chip analog comparator
- Optional on-chip low-power expational amplifier (LPO)
- Full-duplex UART
- The UART baud rate generator (BRG) carcbefigured and used as a basic 16-bit timer
- Infrared Data Association r(DA)-compliant infrared ecoder/decoders, integrated with UART
- Two enhanced 16-bit timers withptare, compare, and PWM capability
- Watchdog Timer (WDT) with dedicated internal RC oscillator
- Up to 20 vectored interrupts
- 6 to 25 I/O pins depending upon package



The following coding style that clears bits in the Interrupt Request registers is not recommended. All incoming interrupts received between execution of the first LDX command and the final LDX command are lost.

Poor coding style that can result in lost interrupt requests:

LDX r0, IRQ0 AND r0, MASK LDX IRQ0, r0



Caution: To avoid missing interrupts, use the following coding style to clear bits in the Interrupt Request 0 register:

Good coding style that avoids lost interrupt requests:

ANDX IRQO, MASK

Software Interrupt Assertion

Program code can generate interrupts Wiriteindya 1 to the correct bit in the Interrupt Request register triggers an interrupt gatised minterrupt is enabled). When the interrupt request is acknowledged by the elitered by the eliter is automatically cleared to 0.



Caution: The following coding style used to generate software interrupts by setting bits in the Interrupt Request registers is not recommended. All incoming interrupts received between execution of the first LDX command and the final LDX command are lost.

Poor coding style that can result in lost interrupt requests:

LDX r0, IRQ0 OR r0, MASK LDX IRQ0, r0



Caution: To avoid missing interrupts, use the following coding style to set bits in the Interrupt Request registers:

Good coding style that avoids lost interrupt requests: ORX IRQO, MASK

Watchdog Timer Interrupt Assertion

The Watchdog Timer interrupt behavior from interrupts generated by other sources. The Watchdog Tioner tinues to assert an intersulong as the timeout condition continues. As it operates one atd (fried usually slo) we lock domain than the rest of the device, the have Timer continues seres this interrupt for many system clocks until the counter rolls over.

The UART data rate is calcedausing the following equation:

UART Baud Rate (bits/s)= System Clock Frequency (Hz) 16× UART Baud Rate Divisor Value

For a given UART data rate, date uthe integer baud naised individue using the following equation:

UART Baud Rate Divisor Value (BRG) = Round $\frac{\text{System Clock Frequency (Hž)}}{16 \times \text{UART Data Rate (bits/s)}}$

The baud rate error relative to acceptable baud rate cislated usin the following equation:

UART Baud Rate Error (%) = 100 (Actual Data Rate Desired Data Rate Desired Data Rate

For reliable communication, the UART batederaor must never exceed 5 percent. Table 70 provides information condanta rate errors for approximate and commonly used crystal ölsator frequencies.

10.0 MHz Sy	stem Clock			5.5296 MH	z System Clo	ck	
Acceptable Rate (kHz)	BRG Divisor (Decimal)	Actual Rate (kHz)	Error (%)	Acceptable Rate (kHz)	BRG Divisor (Decimal)	Actual Rate (kHz)	Error (%)
1250.0	N/A	N/A	N/A	1250.0	N/A	N/A	N/A
625.0	1	625.0	0.00	625.0	N/A	N/A	N/A
250.0	3	208.33	-16.67	250.0	1	345.6	38.24
115.2	5	125.0	8.51	115.2	3	115.2	0.00
57.6	11	56.8	-1.36	57.6	6	57.6	0.00
38.4	16	39.1	1.73	38.4	9	38.4	0.00
19.2	33	18.9	0.16	19.2	18	19.2	0.00
9.60	65	9.62	0.16	9.60	36	9.60	0.00
4.80	130	4.81	0.16	4.80	72	4.80	0.00
2.40	260	2.40	-0.03	2.40	144	2.40	0.00
1.20	521	1.20	-0.03	1.20	288	1.20	0.00
0.60	1042	0.60	-0.03	0.60	576	0.60	0.00
0.30	2083	0.30	0.2	0.30	1152	0.30	0.00

Table 70. UART Baud Rates

Assuming a compensated ADC measurementfollowing equation defines the relationship between the ADC reading and the die temperature:

 $T = (25/128) \times (ADC TSCAL [1:2]) + 30$

where, T is the temperature in C; ADE 1sO-bit compens ADEC value; and TSCAL is the temperature sensor calibration reading ighe two least significant bits of the 12-bit value.

SeeTemperature Sensor Calibration Opapage 164 for the location of TSCAL.

Calibration

The temperature sensor undergoes caliburation the manufacturing process and is maximally accurate at 30 °C. Accurace as measured temperatures move further from the calibration point.

Randomized Lot Identification Bits

As an optional feature, Zilog is alpheotoide a factory-programmed random lot identifier. With this feature, all deviæggivien production lot are programmed with the same random number. This random number usely regenerated for each successive production lot and islikely to be repeated.

The randomized lot identifier is a 32 marty value, stored the Flash information page (selecading the Flash Information Dragpage 155 and domized Lot Identifier on page 166 for more details) and is two bigs enables erasure of the device's Flash memory.

Reading the Flash Information Page

The following code example shows head totat a from the Flash information area.

; get value at info address 60 (FE60h)
ldx FPS, #%80 ; enable access to flash info page
ld R0, #%FE
ld R1, #%60
ldc R2, @RR0 ; R2 now contains the calibration value

Flash Option Bit Control Register Definitions

Trim Bit Address Register

The Trim Bit Address (TRMADR) register contains the target address for an access to the trim option bits to the state of t

BITS	7	6	5	4	3	2	1	0				
FIELD	TRMADR - Trim Bit Address (OOH to 1FH)											
RESET	0	0	0	0	0	0	0	0				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
ADDR				FF	6Н							

Table 84. Trim Bit Address Register (TRMADR)

```
DBG \leftarrow Size[15:8]
DBG \leftarrow Size[7:0]
DBG \leftarrow 1-65536 data bytes
```

Read Data Memory (0DH) The Read Data Memory command reads from Data Memory. This command is equivalent to Ethand LDEI instructions. Data can be read 1 to 65536 bytes at a time (655366beytesd by setting size to 0). If the device is not in DEBUG mode, this command Fettufos the data.

```
DBG \leftarrow 0DH
DBG \leftarrow Data Memory Address[15:8]
DBG \leftarrow Data Memory Address[7:0]
DBG \leftarrow Size[15:8]
DBG \leftarrow Size[7:0]
DBG \rightarrow 1-65536 data bytes
```

Read Program Memory CRC (0EH) The Read Program Memory CRC command computes and returns yclic Redundancy Oth (CRC) of Program Memory using the 16-bit CRC-CCITT polynol find he device is not in DEBUG mode, this command returns FH for the CRC value. Unlike most other OCD Read commands, there is a delay from issuine gcoon than until the OCD returns the data. The OCD reads the Program Memory, calculates the CRC value, and returns the result. The delay is a function of the Phole matter of bytes in the Program Memory.

DBG \leftarrow 0EH DBG \rightarrow CRC [15:8] DBG \rightarrow CRC [7:0]

Step Instruction (10H) The Step Instruction command steps one assembly instruction at the current Program Counderat(BG) If the device is not in DEBUG mode or the Flash Read Protect Opisicenation the OCD ignores this command.

```
DBG \leftarrow 10H
```

Stuff Instruction (11H) The Stuff Instruction command steps one assembly instruction and allows specification of **thet** first the instruction. The remaining O-4 bytes of the instruction are rearder from Memory. This command is useful for stepping over instructions where **thet** for stepping over instructions where **the** for the instruction has been overwritten by a Breakpoint. If the device is not the for the flace and Protect Option bit is enabled, the DOG nores this command.

DBG \leftarrow 11H DBG \leftarrow opcode[7:0]

Execute Instruction (12H) The Execute Instruction command allows sending an entire instruction to be execute **@Z80 CP@**. This command can also step over Breakpoints. The number of bytes tors the instruction depends on the opcode.

Oscillator Control

The Z8 Encore! $X^{\rm P}{\rm F082A}$ Series devices uses five possible clocking schemes, each user-selectable:

Internal precision trimmed RC oscillator (IPO).

On-chip oscillator using **bff-c**rystal or resonator.

On-chip oscillator nusiexternal RC network.

External clock drive.

On-chip low power Watchdog Timer oscillator.

Clock failure detection circuitry.

In addition, Z8 Encore! XP F082A Series execontain clock failure detection and recovery circuitry, allowing continue attion pedespite a failure of the system clock oscillator.

Operation

This chapter discusses the logic usledttohsesystem clock and handle primary oscillator failures.

System Clock Selection

The oscillator control block selects from the available be oblocks details each clock source and its usage.

When selecting a new clockcoothe system clock oscillation detection circuitry and the Watchdog Timer oscillator faiturity inust boadbild. If SOFEN and WOFEN are not disabled prior to a clock-swetcit is possible to generate an interrupt for a failure of either oscillatoailline detection citcy can be enabled anytime after a successful wObecoel in the OSCCTL register.

The internal precision oscillator is enaldedably. If the user code changes to a different oscillator, it may be appriate to disable the IP Op forver savings. Disabling the IPO does not occur automatically.

Clock Failure Detection and Recovery

System Clock Oscillator Failure

The Z8F04xA family devices can generate asskable interrupt-like events when the primary oscillator fails. To maintain system function this situation clock failure recovery circuitry automaticarces the Watchdog Timerillator to drive the system clock. The Watchdog Timer oscillator messabled to allove the covery. Although this oscillator runs at a much slower appeare obniginal system ck, the CPU continues to operate, allowing execution of failure vector and software routines that either remedy the oscillator failure or failure alert. This taunatic switch-over is not available if the Watchdog Timer is select the dsystem clock oscillator. It is also unavailable if the Watchdog Timer reset funct the disabled, though it is not necessary to enable the Watchdog Timer reset funct the disabled.

The primary oscillator failure detection tryinasserts if the system clock frequency drops below 1 kHz -50%. If an external is igeled cted as the system oscillator, it is possible that a very slow but non-failing aclogenerate a fail condition. Under these conditions, do not ethable lock failure circuit OF (SN must be deasserted in the OSCCTL register).

Watchdog Timer Failure

In the event of a Watchdog Timer os**failate**r a similar non-maskable interrupt-like event is issued. This event does notatriagteendant clock switch-over, but alerts the CPU of the failure. After a Watchdog Timee, fails no longer possible to detect a primary oscillator failure. The failure detectionitry does not function if the Watchdog Timer is used as the system clock oscillator watchdog Timer oscillator has been disabled. For either of these casesciessangeto disable the detection circuitry by deasserting the WDFEN bit of the OSCCTL register.

The Watchdog Timer oscillator failuretident eircuit counts system clocks while looking for a Watchdog Timer clock. The dogits 8004 system clock cycles before determining that a failure transmed. The system clock rate determines the speed at which the Watchdog Timer failan be detected. A verse slystem clock results in very slow detection times.

Figure 29displays the typical (Band 25 °C) oscillator feeque as a function of the capacitor *C*(in pF) employed in the RC network assuming a starting a starting a starting of *C*, thraspitic capacitance of the theorem XIN pin and the printed circuit board must be included estimation of the oscillator frequency.

It is possible to operate the RC oscillage comparising parasitipacatance of the package and printed circuit board. To ministernizativity to exterpartasitics, external capacitance values in exoressor pF are recommended.



Figure 29. Typical RC Oscillator Frequency as a Function of the External Capacitance with a 45 $\!\Omega$ Resistor

Caution:

When using the external RC oscillator mode, the oscillator can stop oscillating if the power supply drops below 2.7 V, but before the power supply drops to the Voltage Brownout threshold. The oscillator resumes oscillation when the supply voltage exceeds 2.7 V.

Z8 Encore! XP^{fi} F082A Series Product Specification

198

Table 119. CPU Control Instructions (Continued)

Mnemonic	Operands	Instruction
SCF		Set Carry Flag
SRP	STC	Set Register Pointer
STOP		STOP Mode
WDT		Watchdog Timer Refresh

Table 120. Load Instructions

Mnemonic	Operands	Instruction
CLR	dst	Clear
LD	dst, src	Load
LDC	dst, src	Load Constant to/from Program Memory
LDCI	dst, src	Load Constant to/fin Program Memory and Auto- Increment Addresses
LDE	dst, src	Load External Data to/from Data Memory
LDEI	dst, src	Load External Data to/from Data Memory and Auto- Increment Addresses
LDWX	dst, src	Load Word using Extended Addressing
LDX	dst, src	Load using Extended Addressing
LEA	dst, X(src)	Load Effective Address
POP	dst	Рор
POPX	dst	Pop using Extended Addressing
PUSH	src	Push
PUSHX	src	Push using Extended Addressing

Table 121. Logical Instructions

Mnemonic	Operands	Instruction
AND	dst, src	Logical AND
ANDX	dst, src	Logical AND using Extended Addressing
COM	dst	Complement
OR	dst, src	Logical OR

Assembly	Symbolic	Address	s Mode	Opcode(s)	Flags						Fetch	Instr. Cycles	
Mnemonic	Operation	dst	src	src (Hex)			CZSVDH						Cycles
AND dst, src	dst⊢ dst AND src	r	r	52			*		*	0		2	3
		r	lr	53								2	4
		R	R	54	•							3	3
		R	IR	55	•							3	4
		R	IM	56	-							3	3
		IR	IM	57	•							3	4
ANDX dst, src	dst⊱ dst AND src	ER	ER	58			*	*	(0		4	3
		ER	IM	59	•							4	3
ATM	Block all interrupt and DMA requests during execution of the next 3 instructions			2F								1	2
BCLR bit, dst	dst[biŧ] 0	r		E2								2	2
BIT p, bit, dst	dst[bi t] p	r		E2								2	2
BRK	Debugger Break			00								1	1
BSET bit, dst	dst[bit] 1	r		E2								2	2
BSWAP dst	dst[7:0]- dst[0:7]	R		D5	Х	,	*	,	k	0		2	2
BTJ p, bit, src, dst	if src[bit] = p		r	F6								3	3
	$PC \leftarrow PC + X$		lr	F7								3	4
BTJNZ bit, src, dst	if src[bit] = 1		r	F6								3	3
	$PC \leftarrow PC + X$		lr	F7								3	4
BTJZ bit, src, dst	if src[bit] = 0		r	F6								3	3
	$PC \leftarrow PC + X$		lr	F7								3	4
CALL dst	$SP \leftarrow SP - 2$	IRR		D4								2	6
	$@SP \leftarrow PC \\ PC \leftarrow dst$	DA		D6								3	3
CCF	$C \leftarrow -C$			EF	*						-	1	2
CLR dst	dst← 00H	R		BO								2	2
		IR		B1								2	3
Flags Notation:	* = Value is a funortiof = Unaffected X = Undefined	the resu	ult of th	e operation.	0 = 1 =	=	Re: Set	se t t	tt o	:o 0 1			

Table 124. eZ8 CPU Instruction Summary (Continued)

Z8 Encore! XP^{fi} F082A Series Product Specification

						5					
Part Number	Flash	RAM	NVDS	I/O Lines	Interrupts	16-Bit Timers w/PWI	10-Bit A/D Channels	UART with Irda	Comparator	Temperature Sensor	Description
Z8 Encore! XP ^{fi} F082	2A Series	s with	8 KB F	lash							
Standard Temperatur	re: 0 °C	to 70 '	°C								
Z8F081APB020SC	8 KB	1 KB	0	6	13	2	0	1	1	0	PDIP 8-pin package
Z8F081AQB020SC	8 KB	1 KB	0	6	13	2	0	1	1	0	QFN 8-pin package
Z8F081ASB020SC	8 KB	1 KB	0	6	13	2	0	1	1	0	SOIC 8-pin package
Z8F081ASH020SC	8 KB	1 KB	0	17	19	2	0	1	1	0	SOIC 20-pin package
Z8F081AHH020SC	8 KB	1 KB	0	17	19	2	0	1	1	0	SSOP 20-pin package
Z8F081APH020SC	8 KB	1 KB	0	17	19	2	0	1	1	0	PDIP 20-pin package
Z8F081ASJ020SC	8 KB	1 KB	0	25	19	2	0	1	1	0	SOIC 28-pin package
Z8F081AHJ020SC	8 KB	1 KB	0	25	19	2	С) 1	1	0	SSOP 28-pin package
Z8F081APJ020SC	8 KB	1 KB	0	25	19	2	0	1	1	0	PDIP 28-pin package
Extended Temperatu	re: -40 °	C to 1	05 °C								
Z8F081APB020EC	8 KB	1 KB	0	6	13	2	0	1	1	0	PDIP 8-pin package
Z8F081AQB020EC	8 KB	1 KB	0	6	13	2	0	1	1	0	QFN 8-pin package
Z8F081ASB020EC	8 KB	1 KB	0	6	13	2	0	1	1	0	SOIC 8-pin package
Z8F081ASH020EC	8 KB	1 KB	0	17	19	2	0	1	1	0	SOIC 20-pin package
Z8F081AHH020EC	8 KB	1 KB	0	17	19	2	0	1	1	0	SSOP 20-pin package
Z8F081APH020EC	8 KB	1 KB	0	17	19	2	0	1	1	0	PDIP 20-pin package
Z8F081ASJ020EC	8 KB	1 KB	0	25	19	2	0	1	1	0	SOIC 28-pin package
Z8F081AHJ020EC	8 KB	1 KB	0	25	19	2	0	1	1	0	SSOP 28-pin package
Z8F081APJ020EC	8 KB	1 KB	0	25	19	2	0	1	1	0	PDIP 28-pin package
Replace C with G for L	ead-Free	Packag	ing								

Part Number	Flash	RAM	SOUN	F I/O Lines	Interrupts	16-Bit Timers w/PWM	10-Bit A/D Channels	UART with IrDA	Comparator	Temperature Sensor	Description
Z& Encore! XP'' FU&ZA Series With 1 KB Flash											
78F011APB020SC	1 KB	256 B	- 16 B	6	13	2	0	1	1	0	PDIP 8-pin package
Z8F011AQB020SC	1 KB	256 B	16 B	6	13	2	0	1	1	0	QFN 8-pin package
Z8F011ASB020SC	1 KB	256 B	16 B	6	13	2	0	1	1	0	SOIC 8-pin package
Z8F011ASH020SC	1 KB	256 B	16 B	17	19	2	0	1	1	0	SOIC 20-pin package
Z8F011AHH020SC	1 KB	256 B	16 B	17	19	2	0	1	1	0	SSOP 20-pin package
Z8F011APH020SC	1 KB	256 B	16 B	17	19	2	0	1	1	0	PDIP 20-pin package
Z8F011ASJ020SC	1 KB	256 B	16 B	25	19	2	0	1	1	0	SOIC 28-pin package
Z8F011AHJ020SC	1 KB	256 B	16 B	25	19	2	0	1	1	0	SSOP 28-pin package
Z8F011APJ020SC	1 KB	256 B	16 B	25	19	2	0	1	1	0	PDIP 28-pin package
Extended Temperatu	re: -40 °	°C to 1C	5 ℃								
Z8F011APB020EC	1 KB	256 B	16 B	6	13	2	0	1	1	0	PDIP 8-pin package
Z8F011AQB020EC	1 KB	256 B	16 B	6	13	2	0	1	1	0	QFN 8-pin package
Z8F011ASB020EC	1 KB	256 B	16 B	6	13	2	0	1	1	0	SOIC 8-pin package
Z8F011ASH020EC	1 KB	256 B	16 B	17	19	2	0	1	1	0	SOIC 20-pin package
Z8F011AHH020EC	1 KB	256 B	16 B	17	19	2	0	1	1	0	SSOP 20-pin package
Z8F011APH020EC	1 KB	256 B	16 B	17	19	2	0	1	1	0	PDIP 20-pin package
Z8F011ASJ020EC	1 KB	256 B	16 B	25	19	2	0	1	1	0	SOIC 28-pin package
Z8F011AHJ020EC	1 KB	256 B	16 B	25	19	2	0	1	1	0	SSOP 28-pin package
Z8F011APJ020EC	1 KB	256 B	16 B	25	19	2	0	1	1	0	PDIP 28-pin package
Replace C with G for L	ead-Free	Packagir	ng								