

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	IrDA, UART/USART
Peripherals	Brown-out Detect/Reset, LED, LVD, POR, PWM, Temp Sensor, WDT
Number of I/O	17
Program Memory Size	1KB (1K x 8)
Program Memory Type	FLASH
EEPROM Size	16 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 7x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Through Hole
Package / Case	20-DIP (0.300", 7.62mm)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f012aph020ec

Revision History

Each instance in Revision History reflects a change to this document from its previous revision. For more details, refer to the corresponding pages and appropriate links in the table below.

Date	Revision Level	Description	Page Number
September 2008	25	Added the references to F042A series back in Table 1, Available Packages, Table 5, Table 7, Table 13, Ordering Information sections.	3, 9, 16, 19, 37, 251
May 2008	24	Changed title to Z8 Encore! XP F082A Series and removed references to F042A series in Table 1, Available Packages, Table 5, Table 7, Table 13, Ordering Information sections.	All
December 2007	23	Updated Figure 3, Table 14, Table 58 through Table 60.	10, 41, and 95
July 2007	22	Updated Table 15 and Table 128. Updated Power consumption in Electrical Characteristics chapter.	44, 221
June 2007	21	Revision number update.	All

PS022825-0908 **Revision History**

Z8 Encore! XP® F082A Series **Product Specification**

zilog _{vi}

1	,	

Port A–C Input Data Registers 5	
Port A–D Output Data Register	
LED Drive Enable Register	
LED Drive Level Low Register	
Interrupt Controller	
·	
Interrupt Vector Listing	
Architecture	
Operation	
Interrupt Vectors and Priority	
Interrupt Assertion	
Software Interrupt Assertion	
Watchdog Timer Interrupt Assertion 5	
Interrupt Control Register Definitions	0
Interrupt Request 0 Register	
Interrupt Request 1 Register 6	1
Interrupt Request 2 Register 6	
IRQ0 Enable High and Low Bit Registers	
IRQ1 Enable High and Low Bit Registers	
IRQ2 Enable High and Low Bit Registers	
Interrupt Edge Select Register	
Interrupt Control Register	
Timers	9
Architecture 6	9
Operation	0
Timer Operating Modes	
Reading the Timer Count Values	
Timer Pin Signal Operation	
Timer Control Register Definitions	
Timer 0–1 Control Registers	
Timer 0–1 High and Low Byte Registers	
Timer Reload High and Low Byte Registers	
Watchdog Timer9	
•	
Operation	
Watchdog Timer Refresh 93	2

PS022825-0908 **Table of Contents**

Table 7. Register File Address Map (Continued)

Address (Hex)	Register Description	Mnemonic	Reset (Hex)	Page No
F0B	Timer 1 Reload Low Byte	T1RL	FF	88
F0C	Timer 1 PWM High Byte	T1PWMH	00	88
F0D	Timer 1 PWM Low Byte	T1PWML	00	89
F0E	Timer 1 Control 0	T1CTL0	00	83
F0F	Timer 1 Control 1	T1CTL1	00	84
F10–F6F	Reserved	_	XX	
UART				
F40	UART Transmit/Receive Data Registers	TXD, RXD	XX	113
F41	UART Status 0 Register	U0STAT0	00	111
F42	UART Control 0 Register	U0CTL0	00	108
F43	UART Control 1 Register	U0CTL1	00	108
F44	UART Status 1 Register	U0STAT1	00	112
F45	UART Address Compare Register	U0ADDR	00	114
F46	UART Baud Rate High Byte Register	U0BRH	FF	114
F47	UART Baud Rate Low Byte Register	U0BRL	FF	114
Analog-to-Digit	tal Converter (ADC)			
F70	ADC Control 0	ADCCTL0	00	130
F71	ADC Control 1	ADCCTL1	80	130
F72	ADC Data High Byte	ADCD_H	XX	133
F73	ADC Data Low Bits	ADCD_L	XX	133
F74–F7F	Reserved	_	XX	
Low Power Co	ntrol			
F80	Power Control 0	PWRCTL0	80	35
F81	Reserved	_	XX	
LED Controller				
F82	LED Drive Enable	LEDEN	00	52
F83	LED Drive Level High Byte	LEDLVLH	00	53
F84	LED Drive Level Low Byte	LEDLVLL	00	54
F85	Reserved	_	XX	
Oscillator Cont	rol			
F86	Oscillator Control	OSCCTL	A0	190
F87–F8F	Reserved	_	XX	
Comparator 0				
F90	Comparator 0 Control	CMP0	14	136
XX=Undefined	•			

PS022825-0908 Register Map

zilog 32

Architecture

Figure 7 displays a simplified block diagram of a GPIO port pin. In this figure, the ability to accommodate alternate functions and variable port current drive strength is not displayed.




Figure 7. GPIO Port Pin Block Diagram

GPIO Alternate Functions

Many of the GPIO port pins can be used for general-purpose I/O and access to on-chip peripheral functions such as the timers and serial communication devices. The Port A–D Alternate Function sub-registers configure these pins for either General-Purpose I/O or alternate function operation. When a pin is configured for alternate function, control of the port pin direction (input/output) is passed from the Port A–D Data Direction registers to the alternate function assigned to this pin. Table 14 on page 41 lists the alternate functions possible with each port pin. For those pins with more one alternate function, the alternate function is defined through Alternate Function Sets sub-registers AFS1 and AFS2.

The crystal oscillator functionality is not controlled by the GPIO block. When the crystal oscillator is enabled in the oscillator control block, the GPIO functionality of PA0 and PA1 is overridden. In that case, those pins function as input and output for the crystal oscillator.

Table 14. Port Alternate Function Mapping (Non 8-Pin Parts)

Port	Pin	Alternate Function Set Register AFS1		
Port A	ort A PA0 T0IN/T0OUT* Ti		Timer 0 Input/Timer 0 Output Complement	N/A
		Reserved		-
	PA1	T0OUT	Timer 0 Output	-
		Reserved		-
	PA2	DE0	UART 0 Driver Enable	-
PA3 CTS0 Reserved		Reserved		-
	CTS0	UART 0 Clear to Send	-	
		-		
	PA4	RXD0/IRRX0	UART 0/IrDA 0 Receive Data	-
		Reserved		-
	PA5	TXD0/IRTX0	UART 0/IrDA 0 Transmit Data	-
		Reserved		-
	PA6	T1IN/T1OUT*	Timer 1 Input/Timer 1 Output Complement	-
		Reserved		-
	PA7	T1OUT	Timer 1 Output	-
		Reserved		-

Note: Because there is only a single alternate function for each Port A pin, the Alternate Function Set registers are not implemented for Port A. Enabling alternate function selections as described in Port A-D Alternate Function Sub-Registers on page 47 automatically enables the associated alternate function.

^{*} Whether PA0/PA6 take on the timer input or timer output complement function depends on the timer configuration as described in Timer Pin Signal Operation on page 82.



- 4. Enable the timer interrupt, if appropriate, and set the timer interrupt priority by writing to the relevant interrupt registers. By default, the timer interrupt are generated for both input capture and reload events. If appropriate, configure the timer interrupt to be generated only at the input capture event or the reload event by setting TICONFIG field of the TxCTL0 register.
- 5. Configure the associated GPIO port pin for the Timer Input alternate function.
- 6. Write to the Timer Control register to enable the timer.
- 7. Counting begins on the first appropriate transition of the Timer Input signal. No interrupt is generated by this first edge.

In CAPTURE/COMPARE mode, the elapsed time from timer start to Capture event can be calculated using the following equation:

Capture Elapsed Time (s) =
$$\frac{(Capture\ Value - Start\ Value) \times Prescale}{System\ Clock\ Frequency\ (Hz)}$$

Reading the Timer Count Values

The current count value in the timers can be read while counting (enabled). This capability has no effect on timer operation. When the timer is enabled and the Timer High Byte register is read, the contents of the Timer Low Byte register are placed in a holding register. A subsequent read from the Timer Low Byte register returns the value in the holding register. This operation allows accurate reads of the full 16-bit timer count value while enabled. When the timers are not enabled, a read from the Timer Low Byte register returns the actual value in the counter.

Timer Pin Signal Operation

Timer Output is a GPIO Port pin alternate function. The Timer Output is toggled every time the counter is reloaded.

The Timer Input can be used as a selectable counting source. It shares the same pin as the complementary timer output. When selected by the GPIO Alternate Function Registers, this pin functions as a timer input in all modes except for the DUAL PWM OUTPUT mode. For this mode, there is no timer input available.

PS022825-0908 Timers

CAPTURE RESTART mode

- 0 = Count is captured on the rising edge of the Timer Input signal.
- 1 = Count is captured on the falling edge of the Timer Input signal.

COMPARATOR COUNTER mode

When the timer is disabled, the Timer Output signal is set to the value of this bit. When the timer is enabled, the Timer Output signal is complemented upon timer Reload. Also:

- 0 =Count is captured on the rising edge of the comparator output.
- 1 = Count is captured on the falling edge of the comparator output.



Caution: When the Timer Output alternate function TxOUT on a GPIO port pin is enabled, TxOUT changes to whatever state the TPOL bit is in. The timer does not need to be enabled for that to happen. Also, the Port data direction sub register is not needed to be set to output on TxOUT. Changing the TPOL bit with the timer enabled and running does not immediately change the TxOUT.

PRES—Prescale value

The timer input clock is divided by 2^{PRES}, where PRES can be set from 0 to 7. The prescaler is reset each time the Timer is disabled. This reset ensures proper clock division each time the Timer is restarted.

- 000 = Divide by 1
- 001 = Divide by 2
- 010 = Divide by 4
- 011 = Divide by 8
- 100 = Divide by 16
- 101 = Divide by 32
- 110 = Divide by 64
- 111 = Divide by 128

TMODE—Timer mode

This field along with the TMODEHI bit in TxCTL0 register determines the operating mode of the timer. TMODEHI is the most significant bit of the Timer mode selection value. The entire operating mode bits are expressed as {TMODEHI, TMODE[2:0]}. The TMODEHI is bit 7 of the TxCTL0 register while TMODE[2:0] is the lower 3 bits of the TxCTL1 register.

- 0000 = ONE-SHOT mode
- 0001 = CONTINUOUS mode
- 0010 = COUNTER mode
- 0011 = PWM SINGLE OUTPUT mode
- 0100 = CAPTURE mode
- 0101 = COMPARE mode
- 0110 = GATED mode
- 0111 = CAPTURE/COMPARE mode

PS022825-0908 **Timers**

zilog

baud rate clocks to plus eight baud rate clocks around the expected time of an incoming pulse. If an incoming pulse is detected inside this window this process is repeated. If the incoming data is a logical 1 (no pulse), the Endec returns to the initial state and waits for the next falling edge. As each falling edge is detected, the Endec clock counter is reset, resynchronizing the Endec to the incoming signal, allowing the Endec to tolerate jitter and baud rate errors in the incoming datastream. Resynchronizing the Endec does not alter the operation of the UART, which ultimately receives the data. The UART is only synchronized to the incoming data stream when a Start bit is received.

Infrared Encoder/Decoder Control Register Definitions

All Infrared Endec configuration and status information is set by the UART control registers as defined in Universal Asynchronous Receiver/Transmitter on page 97.



Caution: To prevent spurious signals during IrDA data transmission, set the IREN bit in the *UART Control 1 register to 1 to enable the Infrared Encoder/Decoder before enabling* the GPIO Port alternate function for the corresponding pin.

PS022825-0908 Infrared Encoder/Decoder

```
nop    ; wait for output to settle
clr irq0 ; clear any spurious interrupts pending
ei
```

Comparator Control Register Definitions

Comparator Control Register

The Comparator Control Register (CMP0) configures the comparator inputs and sets the value of the internal voltage reference.

Table 75. Comparator Control Register (CMP0)

BITS	7	6	5	4	3	2	1	0	
FIELD	INPSEL	INNSEL	REFLVL				Reserved (20-/28-pin) REFLVL (8-pin)		
RESET	0	0	0	1	0	1	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
ADDR				F9	0H				

INPSEL—Signal Select for Positive Input

0 = GPIO pin used as positive comparator input

1 = temperature sensor used as positive comparator input

INNSEL—Signal Select for Negative Input

0 = internal reference disabled, GPIO pin used as negative comparator input

1 = internal reference enabled as negative comparator input

REFLVL—Internal Reference Voltage Level (this reference is independent of the ADC voltage reference). Note that the 8-pin devices contain two additional LSBs for increased resolution.

For 20-/28-pin devices:

```
0000 = 0.0 V

0001 = 0.2 V

0010 = 0.4 V

0011 = 0.6 V

0100 = 0.8 V

0101 = 1.0 V (Default)

0110 = 1.2 V

0111 = 1.4 V

1000 = 1.6 V
```

PS022825-0908 Comparator

zilog'.

Operation

The Flash Controller programs and erases Flash memory. The Flash Controller provides the proper Flash controls and timing for Byte Programming, Page Erase, and Mass Erase of Flash memory.

The Flash Controller contains several protection mechanisms to prevent accidental programming or erasure. These mechanism operate on the page, sector and full-memory levels.

The Flow Chart in Figure 22 displays basic Flash Controller operation. The following subsections provide details about the various operations (Lock, Unlock, Byte Programming, Page Protect, Page Unprotect, Page Select, Page Erase, and Mass Erase) displayed in Figure 22.

PS022825-0908 Flash Memory

Table 77. Flash Code Protection Using the Flash Option Bits

FWP	Flash Code Protection Description
0	Programming and erasing disabled for all of Flash Program Memory. In user code programming, Page Erase, and Mass Erase are all disabled. Mass Erase is available through the On-Chip Debugger.
1	Programming, Page Erase, and Mass Erase are enabled for all of Flash Program Memory.

Flash Code Protection Using the Flash Controller

At Reset, the Flash Controller locks to prevent accidental program or erasure of the Flash memory. To program or erase the Flash memory, first write the Page Select Register with the target page. Unlock the Flash Controller by making two consecutive writes to the Flash Control register with the values 73H and 8CH, sequentially. The Page Select Register must be rewritten with the target page. If the two Page Select writes do not match, the controller reverts to a locked state. If the two writes match, the selected page becomes active. See Figure 22 on page 144 for details.

After unlocking a specific page, you can enable either Page Program or Erase. Writing the value 95H causes a Page Erase only if the active page resides in a sector that is not protected. Any other value written to the Flash Control register locks the Flash Controller. Mass Erase is not allowed in the user code but only in through the Debug Port.

After unlocking a specific page, you can also write to any byte on that page. After a byte is written, the page remains unlocked, allowing for subsequent writes to other bytes on the same page. Further writes to the Flash Control Register cause the active page to revert to a locked state.

Sector Based Flash Protection

The final protection mechanism is implemented on a per-sector basis. The Flash memories of Z8 Encore![®] devices are divided into at most 8 sectors. A sector is 1/8 of the total size of the Flash memory, unless this value is smaller than the page size, in which case the sector and page sizes are equal.

The Sector Protect register controls the protection state of each Flash sector. This register is shared with the Page Select Register. It is accessed by writing 73H followed by 5EH to the Flash controller. The next write to the Flash Control Register targets the Sector Protect Register.

The Sector Protect Register is initialized to 0 on reset, putting each sector into an unprotected state. When a bit in the Sector Protect Register is written to 1, the corresponding sector is no longer written or erased by the CPU. External Flash programming through

PS022825-0908 Flash Memory

Table 121. Logical Instructions (Continued)

Mnemonic	Operands	Instruction
ORX	dst, src	Logical OR using Extended Addressing
XOR	dst, src	Logical Exclusive OR
XORX	dst, src	Logical Exclusive OR using Extended Addressing

Table 122. Program Control Instructions

Mnemonic	Operands	Instruction
BRK	_	On-Chip Debugger Break
BTJ	p, bit, src, DA	Bit Test and Jump
BTJNZ	bit, src, DA	Bit Test and Jump if Non-Zero
BTJZ	bit, src, DA	Bit Test and Jump if Zero
CALL	dst	Call Procedure
DJNZ	dst, src, RA	Decrement and Jump Non-Zero
IRET	_	Interrupt Return
JP	dst	Jump
JP cc	dst	Jump Conditional
JR	DA	Jump Relative
JR cc	DA	Jump Relative Conditional
RET	_	Return
TRAP	vector	Software Trap

Table 123. Rotate and Shift Instructions

Mnemonic	Operands	Instruction
BSWAP	dst	Bit Swap
RL	dst	Rotate Left
RLC	dst	Rotate Left through Carry
RR	dst	Rotate Right
RRC	dst	Rotate Right through Carry

PS022825-0908 eZ8 CPU Instruction Set

Table 124. eZ8 CPU Instruction Summary (Continued)

Assembly	Symbolic Operation	Addres	s Mode	Opcode(s)			FI	ags	Fetch	Instr.		
Mnemonic		dst	src	(Hex)	С	Z	S	٧	D	Н		
XOR dst, src	$dst \leftarrow dst \: XOR \: src$	r	r	B2	-	*	*	0	_	-	2	3
		r	Ir	В3	_						2	4
		R	R	B4	-						3	3
		R	IR	B5	_						3	4
		R	IM	B6	-						3	3
		IR	IM	В7	_						3	4
XORX dst, src	$dst \leftarrow dst \: XOR \: src$	ER	ER	B8	-	*	*	0	_	-	4	3
		ER	IM	В9	_						4	3
Flags Notation:	* = Value is a function o – = Unaffected X = Undefined	f the result	of the o	peration.	-	Re Se		to ()			

eZ8 CPU Instruction Set PS022825-0908




Figure 31. First Opcode Map

PS022825-0908 Opcode Maps

Table 135. Analog-to-Digital Converter Electrical Characteristics and Timing (Continued)

	Parameter	T _A =	= 3.0 V to 0 °C to + otherwis	70 °C	_		
Symbol		Minimum	Typical	Maximum	Units	Conditions	
	Single-Shot Conversion Time	-	5129	_	System clock cycles	All measurements but temperature sensor	
			10258			Temperature sensor measurement	
	Continuous Conversion Time	-	256	-	-	All measurements but temperature sensor	
			512			Temperature sensor measurement	
	Signal Input Bandwidth	_	10		kHz	As defined by -3 dB poin	
R _S	Analog Source Impedance ⁴	_	_	10	kΩ	In unbuffered mode	
				500	kΩ	In buffered modes	
Zin	Input Impedance	-	150		kΩ	In unbuffered mode at 20 MHz ⁵	
		10	-		$M\Omega$	In buffered modes	
Vin	Input Voltage Range	0		V_{DD}	V	Unbuffered Mode	
		0.3		V _{DD} -1.1	V	Buffered Modes	
				>	Note:	These values define the range over which the ADC performs within spec; exceeding these values does not cause damage or instability; see DC Characteristics on page 222 for absolute pin voltage limits	

Notes

- 1. Analog source impedance affects the ADC offset voltage (because of pin leakage) and input settling time.
- 2. Devices are factory calibrated at V_{DD} = 3.3 V and T_A = +30 °C, so the ADC is maximally accurate under these conditions.
- 3. LSBs are defined assuming 10-bit resolution.
- 4. This is the maximum recommended resistance seen by the ADC input pin.
- 5. The input impedance is inversely proportional to the system clock frequency.

PS022825-0908 Electrical Characteristics

Table 136. Low Power Operational Amplifier Electrical Characteristics

			= 2.7 V to -40 °C to -			
Symbol	Parameter	Minimum	Typical	Maximum	Units	Conditions
Av	Open loop voltage gain		80		dB	
GBW	Gain/Bandwidth product		500		kHz	
PM	Phase Margin		50		deg	Assuming 13 pF load capacitance
V _{osLPO}	Input Offset Voltage		<u>+</u> 1	<u>+</u> 4	mV	
V _{osLPO}	Input Offset Voltage (Temperature Drift)		1	10	μV/C	
V _{IN}	Input Voltage Range	0.3		Vdd - 1	V	
V _{OUT}	Output Voltage Range	0.3		Vdd - 1	V	I _{OUT} = 45 μA

Table 137. Comparator Electrical Characteristics

			= 2.7 V to 40 °C to +			
Symbol	Parameter	Minimum	Typical	Maximum	Units	Conditions
V _{OS}	Input DC Offset		5		mV	
V _{CREF}	Programmable Internal Reference Voltage		<u>+</u> 5		%	20-/28-pin devices
			<u>+</u> 3		%	8-pin devices
T _{PROP}	Propagation Delay		200		ns	
V _{HYS}	Input Hysteresis		4		mV	
V _{IN}	Input Voltage Range	V_{SS}		V _{DD} -1	V	

PS022825-0908 Electrical Characteristics

239

Figure 38 and Table 143 provide timing information for UART pins for the case where CTS is not used for flow control. DE asserts after the transmit data register has been written. DE remains asserted for multiple characters as long as the transmit data register is written with the next character before the current character has completed.




Figure 38. UART Timing Without CTS

Table 143. UART Timing Without CTS

		Delay (ns)			
Parameter	Abbreviation	Minimum	Maximum		
UART					
T ₁	DE assertion to TXD falling edge (start bit) delay	1 * XIN period	1 bit time		
T ₂	End of Stop Bit(s) to DE deassertion delay (Tx data register is empty)	± 5			

PS022825-0908 Electrical Characteristics

249

Figure 47 displays the 28-pin Small Shrink Outline Package (SSOP) available for the Z8 Encore! XP F082A Series devices.




Figure 47. 28-Pin Small Shrink Outline Package (SSOP)

PS022825-0908 Packaging

zilog

269

electrical characteristics and timing 230, 233 interrupt in normal operation 92 interrupt in STOP mode 92 operation 135 refresh 92, 205 reload unlock sequence 93 reload upper, high and low registers 94 reset 27 reset in normal operation 93 reset in STOP mode 93 time-out response 92 WDTCTL register 31, 94, 136, 190 WDTH register 95 WDTL register 95 working register 201 working register pair 201 WTDU register 95

X

X 201 XOR 206 XORX 206

Ζ

Z8 Encore! block diagram 4 features 1 part selection guide 2

PS022825-0908 Index