



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	IrDA, UART/USART
Peripherals	Brown-out Detect/Reset, LED, LVD, POR, PWM, WDT
Number of I/O	6
Program Memory Size	2KB (2K x 8)
Program Memory Type	FLASH
EEPROM Size	64 x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Through Hole
Package / Case	8-DIP (0.300", 7.62mm)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f021apb020ec

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Overview

Zilog's Z8 Encore![®] MCU family of products are the first in a line of Zilog[®] microcontroller products based upon the 8-bit eZ8 CPU. Zilog's Z8 Encore! XP[®] F082A Series products expand upon Zilog's extensive line of 8-bit microcontrollers. The Flash in-circuit programming capability allows for faster development time and program changes in the field. The new eZ8 CPU is upward compatible with existing Z8[®] instructions. The rich peripheral set of the Z8 Encore! XP F082A Series makes it suitable for a variety of applications including motor control, security systems, home appliances, personal electronic devices, and sensors.

Features

The key features of Z8 Encore! XP F082A Series products include:

- 20 MHz eZ8 CPU
- 1 KB, 2 KB, 4 KB, or 8 KB Flash memory with in-circuit programming capability
- 256 B, 512 B, or 1 KB register RAM
- Up to 128 B non-volatile data storage (NVDS)
- Internal precision oscillator trimmed to $\pm 1\%$ accuracy
- External crystal oscillator, operating up to 20 MHz
- Optional 8-channel, 10-bit analog-to-digital converter (ADC)
- Optional on-chip temperature sensor
- On-chip analog comparator
- Optional on-chip low-power operational amplifier (LPO)
- Full-duplex UART
- The UART baud rate generator (BRG) can be configured and used as a basic 16-bit timer
- Infrared Data Association (IrDA)-compliant infrared encoder/decoders, integrated with UART
- Two enhanced 16-bit timers with capture, compare, and PWM capability
- Watchdog Timer (WDT) with dedicated internal RC oscillator
- Up to 20 vectored interrupts
- 6 to 25 I/O pins depending upon package



Signal Descriptions

Table 2 describes the Z8 Encore! XP F082A Series signals. See Pin Configurations on page 9 to determine the signals available for the specific package styles.

Signal Mnemonic	I/O	Description
General-Purpose I/C) Ports	A–D
PA[7:0]	I/O	Port A. These pins are used for general-purpose I/O.
PB[7:0]	I/O	Port B. These pins are used for general-purpose I/O. PB6 and PB7 are available only in those devices without an ADC.
PC[7:0]	I/O	Port C. These pins are used for general-purpose I/O.
PD[0]	I/O	Port D. This pin is used for general-purpose output only.
Note: PB6 and PB7 are replaced by AV _{DI}	e only av _D and A ^v	vailable in 28-pin packages without ADC. In 28-pin packages with ADC, they are $V_{\rm SS}$.
UART Controllers		
TXD0	0	Transmit Data. This signal is the transmit output from the UART and IrDA.
RXD0	I	Receive Data. This signal is the receive input for the UART and IrDA.
CTS0	I	Clear To Send. This signal is the flow control input for the UART.
DE	0	Driver Enable. This signal allows automatic control of external RS-485 drivers. This signal is approximately the inverse of the TXE (Transmit Empty) bit in the UART Status 0 register. The DE signal may be used to ensure the external RS-485 driver is enabled when data is transmitted by the UART.
Timers		
T0OUT/T1OUT	0	Timer Output 0–1. These signals are outputs from the timers.
T0OUT/T1OUT	0	Timer Complement Output 0–1. These signals are output from the timers in PWM Dual Output mode.
T0IN/T1IN	Ι	Timer Input 0–1. These signals are used as the capture, gating and counter inputs.
Comparator		
CINP/CINN	Ι	Comparator Inputs. These signals are the positive and negative inputs to the comparator.
COUT	0	Comparator Output.

Table 2. Signal Descriptions

zilog ₂₁

F91-FBFReservedXXInterrupt ControllerFC0Interrupt Request 0IRQ000FC1IRQ0 Enable High BitIRQ0ENH00FC2IRQ0 Enable Low BitIRQ0ENL00FC3Interrupt Request 1IRQ100FC4IRQ1 Enable High BitIRQ1ENH00FC5IRQ1 Enable Low BitIRQ1ENH00FC6Interrupt Request 2IRQ200FC7IRQ2 Enable Low BitIRQ2ENH00FC8IRQ2 Enable Low BitIRQ2ENH00FC9-FCCReserved-XXFCDInterrupt Edge SelectIRQSS00FCFInterrupt ControlIRQCTL00GPIO Port AAddressPAADDR00FD1Port A AddressPAADDR00FD2Port A Input DataPAINXXFD3Port B AddressPBADDR00FD4Port B AddressPBADDR00FD5Port B ControlPBCTL00FD6Port B Input DataPBINXXFD7Port B Output DataPBOUT00FD8Port C ControlPCCTL00FD9Port C ControlPCCTL00FD9Port C ControlPCCTL00FD0Port C Input DataPCINXXFD8Port C Output DataPCOUT00FD9Port C ControlPCCTL00FD4Port C Input DataPCINXX<	ex) Page No
Interrupt ControllerFC0Interrupt Request 0IRQ000FC1IRQ0 Enable High BitIRQ0ENH00FC2IRQ0 Enable Low BitIRQ0ENL00FC3Interrupt Request 1IRQ100FC4IRQ1 Enable High BitIRQ1ENH00FC5IRQ1 Enable Low BitIRQ1ENL00FC6Interrupt Request 2IRQ200FC7IRQ2 Enable High BitIRQ2ENH00FC8IRQ2 Enable High BitIRQ2ENH00FC9FCCReserved—XXFCDInterrupt Edge SelectIRQSS00FCFInterrupt ControlIRQCTL00GPIO Port AFD0Port A AddressPAADDR00FD1Port A ControlPACTL00FD2Port A Input DataPAINXXFD3Port B Output DataPAOUT00FD4Port B AddressPBADDR00FD5Port B ControlPBCTL00FD6Port B Input DataPBINXXFD7Port B Output DataPCADDR00FD8Port C ControlPCCTL00FD9Port C ControlPCCTL00FD9Port C ControlPCCTL00FD9Port C ControlPCCTL00FD9Port C ControlPCCTL00FD4Port C AddressPCADDR00FD5Port C ControlPCCTL00FD4 <t< th=""><th></th></t<>	
FC0Interrupt Request 0IRQ000FC1IRQ0 Enable High BitIRQ0ENL00FC2IRQ0 Enable Low BitIRQ0ENL00FC3Interrupt Request 1IRQ100FC4IRQ1 Enable High BitIRQ1ENH00FC5IRQ1 Enable Low BitIRQ1ENL00FC6Interrupt Request 2IRQ200FC7IRQ2 Enable High BitIRQ2ENH00FC8IRQ2 Enable Low BitIRQ2ENL00FC9FCCReserved-XXFCDInterrupt Edge SelectIRQES00FCFInterrupt ControlIRQCTL00FCFInterrupt ControlIRQCTL00FD0Port A AddressPAADDR00FD1Port A ControlPACTL00FD2Port A Input DataPANUT00FD3Port B Output DataPBCTL00FD4Port B ControlPBCTL00FD5Port B ControlPBCTL00FD6Port B Input DataPBNXXFD7Port B Output DataPBOUT00FD8Port C AddressPCADDR00FD9Port C ControlPCCTL00FD4Port C ControlPCCTL00FD5Port C AddressPCADDR00FD9Port C ControlPCCTL00FD4Port C ControlPCCTL00FD5Port C ControlPCCTL00FD4<	
FC1IRQ0 Enable High BitIRQ0ENH00FC2IRQ0 Enable Low BitIRQ0ENL00FC3Interrupt Request 1IRQ100FC4IRQ1 Enable High BitIRQ1ENH00FC5IRQ1 Enable Low BitIRQ1ENL00FC6Interrupt Request 2IRQ200FC7IRQ2 Enable High BitIRQ2ENH00FC8IRQ2 Enable Low BitIRQ2ENL00FC9FCCReserved—XXFCDInterrupt Edge SelectIRQSS00FCFInterrupt ControlIRQCTL00FCFInterrupt ControlIRQCTL00FD0Port A AddressPAADDR00FD1Port A ControlPACTL00FD2Port A Input DataPANUT00FD5Port B ControlPBCTL00FD6Port B ControlPBCTL00FD7Port B Output DataPBUT00FD6Port C ControlPCCTL00FD7Port B Output DataPCUT00FD8Port C ControlPCCTL00FD9Port C ControlPCCTL00FD9Port C ControlPCCTL00FD4Port C Input DataPCUT00FD5Port C Output DataPCOUT00FD9Port C ControlPCCTL00FD4Port C ControlPCCTL00FD5Port C Output DataPCOUT00FD6	60
FC2IRQ0 Enable Low BitIRQ0ENL00FC3Interrupt Request 1IRQ100FC4IRQ1 Enable High BitIRQ1ENH00FC5IRQ1 Enable Low BitIRQ1ENL00FC6Interrupt Request 2IRQ200FC7IRQ2 Enable High BitIRQ2ENH00FC8IRQ2 Enable Low BitIRQ2ENL00FC9-FCCReserved—XXFCDInterrupt Edge SelectIRQS00FCFInterrupt ControlIRQCTL00FCFInterrupt ControlIRQCTL00FD0Port A AddressPAADDR00FD1Port A ControlPACTL00FD2Port A Input DataPAOUT00FD3Port B AddressPBADDR00FD5Port B ControlPBCTL00FD6Port B Input DataPBOUT00FD7Port B Output DataPBOUT00FD8Port C ControlPCCTL00FD9Port C ControlPCCTL00FD4Port C ControlPCCTL00FD5Port C ControlPCCTL00FD9Port C ControlPCCTL00FD4Port C ControlPCCTL00FD5Port C ControlPCCTL00FD6Port C ControlPCCTL00FD7Port C AddressPCADDR00FD8Port C ControlPCCTL00FD9Port C Control<	63
FC3Interrupt Request 1IRQ100FC4IRQ1 Enable High BitIRQ1ENH00FC5IRQ1 Enable Low BitIRQ1ENL00FC6Interrupt Request 2IRQ200FC7IRQ2 Enable High BitIRQ2ENH00FC8IRQ2 Enable Low BitIRQ2ENL00FC9-FCCReserved-XXFCDInterrupt Edge SelectIRQSS00FCFInterrupt ControlIRQCTL00FCFInterrupt ControlIRQCTL00FD0Port A AddressPAADDR00FD1Port A ControlPACTL00FD2Port A Input DataPANUT00FD5Port B AddressPBADDR00FD5Port B ControlPBCTL00FD6Port B Input DataPBINXXFD7Port B Output DataPBOUT00FD8Port C AddressPCADDR00FD9Port C ControlPCCTL00FD4Port C AddressPCADDR00FD5Port C AddressPCADDR00FD6Port C ControlPCCTL00FD8Port C ControlPCCTL00FD9Port C ControlPCCUT00FD8Port C Output DataPCOUT00FD9Port C Output DataPCOUT00FD6Port DFC00FD7Port D AddressPDADDR00	63
FC4IRQ1 Enable High BitIRQ1ENH00FC5IRQ1 Enable Low BitIRQ1ENL00FC6Interrupt Request 2IRQ200FC7IRQ2 Enable High BitIRQ2ENH00FC8IRQ2 Enable Low BitIRQ2ENL00FC9-FCCReservedXXFCDInterrupt Edge SelectIRQSS00FCFInterrupt ControlIRQCTL00GPIO Port AFD0Port A AddressPAADDR00FD1Port A ControlPACTL00FD2Port A Input DataPAOUT00GPIO Port BFD4Port B AddressPBADDR00FD5Port B ControlPBCTL00FD6Port B Input DataPBUNXXFD7Port B Output DataPBOUT00FD8Port C AddressPCADDR00FD9Port C ControlPCCTL00FD9Port C ControlPCUT00FD9Port C ControlPCUT00FD9Port C ControlPCUT00FD8Port C Output DataPCUT00FD9Port C ControlPCUT00FD9Port C Output DataPCUT00FD8Port C Output DataPCUT00FD9Port C Output DataPCUT00FD0Port DFD0FD0FD0FD0Port DFD0FD0FD0FD0Port DFD0FD0FD0 </td <td>61</td>	61
FC5IRQ1 Enable Low BitIRQ1ENL00FC6Interrupt Request 2IRQ200FC7IRQ2 Enable High BitIRQ2ENH00FC8IRQ2 Enable Low BitIRQ2ENL00FC9-FCCReservedXXFCDInterrupt Edge SelectIRQES00FCFInterrupt ControlIRQCTL00GPIO Port AFD0Port A AddressPAADDR00FD1Port A ControlPACTL00FD2Port A Input DataPAOUT00FD3Port A Output DataPAOUT00FD4Port B AddressPBADDR00FD5Port B Input DataPBINXXFD7Port B Output DataPBOUT00GPIO Port CFD8PCADDR00FD9Port C AddressPCADDR00FD9Port C ControlPCCTL00FD4Port C AddressPCADDR00FD5Port C Output DataPCOUT00GPIO Port CFD8PCADDR00FD9Port C ControlPCCTL00FD8Port C Output DataPCUT00FD9Port C Output DataPCUT00FD8Port C Output DataPCOUT00FD9Port C Output DataPCUT00FD0Port DFD0FD0FD0FD0Port DFD0FD0FD0FD0Port D AddressPDADDR00	64
FC6Interrupt Request 2IRQ200FC7IRQ2 Enable High BitIRQ2ENH00FC8IRQ2 Enable Low BitIRQ2ENL00FC9-FCCReservedXXFCDInterrupt Edge SelectIRQES00FCEShared Interrupt SelectIRQSS00FCFInterrupt ControlIRQCTL00GPIO Port AXXFD0Port A AddressPAADDR00FD1Port A ControlPACTL00FD2Port A Input DataPAOUT00GPIO Port BVXXFD3FD4Port B AddressPBADDR00FD5Port B ControlPBCTL00FD6Port B Input DataPBOUT00GPIO Port CVXXFD7FD8Port C AddressPCADDR00FD9Port C ControlPCCTL00FD4Port C ControlPCCTL00FD5Port C ControlPCCTL00FD8Port C ControlPCCTL00FD9Port C ControlPCCTL00FD8Port C Output DataPCINXXFD8Port C Output DataPCOUT00GPIO Port DTOTOFD0Port DTOFD0Port DTOFD0Port DTOTOFD0Port DTOTOFD0FDCPOADDR00 <td>64</td>	64
FC7IRQ2 Enable High BitIRQ2ENH00FC8IRQ2 Enable Low BitIRQ2ENL00FC9-FCCReservedXXFCDInterrupt Edge SelectIRQES00FCEShared Interrupt SelectIRQSS00FCFInterrupt ControlIRQCTL00GPIO Port A00FD0Port A AddressPAADDR00FD1Port A ControlPACTL00FD2Port A Input DataPAOUT00GPIO Port B00GPIO Port BFD4Port B AddressPBADDR00FD5Port B ControlPBCTL00FD6Port B Input DataPBUNXXFD7Port B Output DataPBUT00GPIO Port C00FD8Port C AddressPCADDR00FD9Port C ControlPCCTL00FDAPort C Input DataPCINXXFDBPort C Output DataPCOUT00GPIO Port D	62
FC8IRQ2 Enable Low BitIRQ2ENL00FC9-FCCReservedXXFCDInterrupt Edge SelectIRQES00FCEShared Interrupt SelectIRQSS00FCFInterrupt ControlIRQCTL00GPIO Port A00GPIO Port AFD0Port A AddressPAADDR00FD1Port A ControlPACTL00FD2Port A Input DataPAOUT00GPIO Port B00GPIO Port BFD4Port B AddressPBADDR00FD5Port B ControlPBCTL00FD6Port B Input DataPBOUT00FD7Port B Output DataPBOUT00FD8Port C AddressPCADDR00FD9Port C ControlPCCTL00FDAPort C Input DataPCUT00FD8Port C Output DataPCOUT00FD9Port C ControlPCTL00FD8Port C Output DataPCOUT00FD8Port C Output DataPCOUT00FD9Port C Output DataPCOUT00FD8Port D	65
FC9-FCCReservedXXFCDInterrupt Edge SelectIRQES00FCEShared Interrupt SelectIRQSS00FCFInterrupt ControlIRQCTL00GPIO Port A00FD1Port A AddressPAADDR00FD2Port A Input DataPAINXXFD3Port A Output DataPAOUT00GPIO Port B00FD5Port B AddressPBADDR00FD6Port B Input DataPBCTL00FD7Port B Output DataPBOUT00GPIO Port CFD8Port C AddressPCADDR00FD9Port C ControlPCCTL00FDAPort C Input DataPCUNXXFD8Port C Output DataPCOUT00GPIO Port D </td <td>65</td>	65
FCDInterrupt Edge SelectIRQES00FCEShared Interrupt SelectIRQSS00FCFInterrupt ControlIRQCTL00GPIO Port A00FD0Port A AddressPAADDR00FD1Port A ControlPACTL00FD2Port A Input DataPAINXXFD3Port A Output DataPAOUT00GPIO Port B00FD4Port B AddressPBADDR00FD5Port B ControlPBCTL00FD6Port B Input DataPBOUT00FD7Port B Output DataPBOUT00GPIO Port C00FD8Port C ControlPCCTL00FD9Port C ControlPCCTL00FDAPort C Input DataPCOUT00FD8Port C Output DataPCOUT00FD9Port C Output DataPCOUT00FD8Port C Output DataPCOUT00FD9Port C Output DataPCOUT00FD8Port C Output DataPCOUT00FD9Port C Output DataPCOUT00FD0Port D00FD0Port D00FD0Port DFD0Port D AddressPDADDR00	
FCEShared Interrupt SelectIRQSS00FCFInterrupt ControlIRQCTL00GPIO Port AFD0Port A AddressPAADDR00FD1Port A ControlPACTL00FD2Port A Input DataPAINXXFD3Port A Output DataPAOUT00GPIO Port B0FD4Port B AddressPBADDR00FD5Port B ControlPBCTL00FD6Port B Input DataPBINXXFD7Port B Output DataPBOUT00GPIO Port C00FD8Port C AddressPCADDR00FD9Port C ControlPCCTL00FDAPort C Input DataPCINXXFDBPort C Output DataPCOUT00GPIO Port D00FDCPort D AddressPDADDR00	67
FCFInterrupt ControlIRQCTL00GPIO Port AFD0Port A AddressPAADDR00FD1Port A ControlPACTL00FD2Port A Input DataPAINXXFD3Port A Output DataPAOUT00GPIO Port BFD4Port B AddressPBADDR00FD5Port B ControlPBCTL00FD6Port B Input DataPBINXXFD7Port B Output DataPBOUT00GPIO Port CFD8Port C AddressPCADDR00FDAPort C Input DataPCINXXFDBPort C Output DataPCOUT00GPIO Port DFD5Port C Output DataPCOUT00FD8Port D AddressPDADDR00	67
GPIO Port AFD0Port A AddressPAADDR00FD1Port A ControlPACTL00FD2Port A Input DataPAINXXFD3Port A Output DataPAOUT00GPIO Port BFD4Port B AddressPBADDR00FD5Port B ControlPBCTL00FD6Port B Input DataPBINXXFD7Port B Output DataPBOUT00GPIO Port CFD8Port C AddressPCADDR00FD9Port C ControlPCCTL00FDAPort C Input DataPCINXXFDBPort C Output DataPCOUT00GPIO Port DFD5Port D AddressPDADDR00	67
FD0Port A AddressPAADDR00FD1Port A ControlPACTL00FD2Port A Input DataPAINXXFD3Port A Output DataPAOUT00GPIO Port BFD4Port B AddressPBADDR00FD5Port B ControlPBCTL00FD6Port B Input DataPBINXXFD7Port B Output DataPBOUT00GPIO Port CFD8Port C AddressPCADDR00FDAPort C Input DataPCUINXXFDBPort C Output DataPCOUT00GPIO Port DFDCPort D AddressPDADDR00	-
FD1Port A ControlPACTL00FD2Port A Input DataPAINXXFD3Port A Output DataPAOUT00GPIO Port BFD4Port B AddressPBADDR00FD5Port B ControlPBCTL00FD6Port B Input DataPBINXXFD7Port B Output DataPBOUT00GPIO Port CFD8Port C AddressPCADDR00FDAPort C ControlPCCTL00FDAPort C Output DataPCOUT00GPIO Port D00FDCPort D AddressPDADDR00	45
FD2Port A Input DataPAINXXFD3Port A Output DataPAOUT00GPIO Port BFD4Port B AddressPBADDR00FD5Port B ControlPBCTL00FD6Port B Input DataPBINXXFD7Port B Output DataPBOUT00GPIO Port CFD8Port C AddressPCADDR00FD9Port C ControlPCCTL00FDAPort C Input DataPCOUT00GPIO Port DFDCPOT C Output Data00	47
FD3Port A Output DataPAOUT00GPIO Port BFD4Port B AddressPBADDR00FD5Port B ControlPBCTL00FD6Port B Input DataPBINXXFD7Port B Output DataPBOUT00GPIO Port CFD8Port C AddressPCADDR00FD9Port C ControlPCCTL00FDAPort C Input DataPCINXXFDBPort C Output DataPCOUT00GPIO Port DFDCPOT C Output Data00	47
GPIO Port BFD4Port B AddressPBADDR00FD5Port B ControlPBCTL00FD6Port B Input DataPBINXXFD7Port B Output DataPBOUT00GPIO Port C00FD8Port C AddressPCADDR00FD9Port C ControlPCCTL00FDAPort C Input DataPCINXXFDBPort C Output DataPCOUT00GPIO Port D0000FDCPort D AddressPDADDR00	47
FD4Port B AddressPBADDR00FD5Port B ControlPBCTL00FD6Port B Input DataPBINXXFD7Port B Output DataPBOUT00GPIO Port CFD8Port C AddressFD9Port C ControlPCCTL00FDAPort C Input DataPCINXXFDBPort C Output DataPCOUT00GPIO Port DFDCPort D AddressPDADDR00	-
FD5Port B ControlPBCTL00FD6Port B Input DataPBINXXFD7Port B Output DataPBOUT00GPIO Port C00FD8Port C AddressPCADDR00FD9Port C ControlPCCTL00FDAPort C Input DataPCINXXFDBPort C Output DataPCOUT00GPIO Port D0000FDCPort D AddressPDADDR00	45
FD6Port B Input DataPBINXXFD7Port B Output DataPBOUT00GPIO Port CFD8Port C AddressPCADDR00FD9Port C ControlPCCTL00FDAPort C Input DataPCINXXFDBPort C Output DataPCOUT00GPIO Port D00FDCPort D AddressPDADDR00	47
FD7Port B Output DataPBOUT00GPIO Port CFD8Port C AddressPCADDR00FD9Port C ControlPCCTL00FDAPort C Input DataPCINXXFDBPort C Output DataPCOUT00GPIO Port DFDCPort D AddressPDADDR00	47
GPIO Port CFD8Port C AddressPCADDR00FD9Port C ControlPCCTL00FDAPort C Input DataPCINXXFDBPort C Output DataPCOUT00GPIO Port DFDCPort D AddressPDADDR00	47
FD8Port C AddressPCADDR00FD9Port C ControlPCCTL00FDAPort C Input DataPCINXXFDBPort C Output DataPCOUT00GPIO Port DFDCPort D AddressPDADDR00	
FD9Port C ControlPCCTL00FDAPort C Input DataPCINXXFDBPort C Output DataPCOUT00GPIO Port DFDCPort D AddressPDADDR00	45
FDAPort C Input DataPCINXXFDBPort C Output DataPCOUT00GPIO Port DFDCPort D AddressPDADDR00	47
FDB Port C Output Data PCOUT 00 GPIO Port D FDC Port D Address PDADDR 00	47
GPIO Port D FDC Port D Address PDADDR 00	47
FDC Port D Address PDADDR 00	
	45
FDD Port D Control PDCTL 00	47
FDE Reserved — XX	
XX=Undefined	

Table 7. Register File Address Map (Continued)



Low-Power Modes

The Z8 Encore! XP F082A Series products contain power-saving features. The highest level of power reduction is provided by the STOP mode, in which nearly all device functions are powered down. The next lower level of power reduction is provided by the HALT mode, in which the CPU is powered down.

Further power savings can be implemented by disabling individual peripheral blocks while in Active mode (defined as being in neither STOP nor HALT mode).

STOP Mode

Executing the eZ8 CPU's STOP instruction places the device into STOP mode, powering down all peripherals except the Voltage Brownout detector, the Low-power Operational Amplifier and the Watchdog Timer. These three blocks may also be disabled for additional power savings. Specifically, the operating characteristics are:

- Primary crystal oscillator and internal precision oscillator are stopped; XIN and XOUT (if previously enabled) are disabled, and PA0/PA1 revert to the states programmed by the GPIO registers.
- System clock is stopped.
- eZ8 CPU is stopped.
- Program counter (PC) stops incrementing.
- Watchdog Timer's internal RC oscillator continues to operate if enabled by the Oscillator Control register.
- If enabled, the Watchdog Timer logic continues to operate.
- If enabled for operation in STOP mode by the associated Flash Option Bit, the Voltage Brownout protection circuit continues to operate.
- Low-power operational amplifier continues to operate if enabled by the Power Control register to do so.
- All other on-chip peripherals are idle.

To minimize current in STOP mode, all GPIO pins that are configured as digital inputs must be driven to one of the supply rails (V_{CC} or GND). Additionally, any GPIOs configured as outputs must also be driven to one of the supply rails. The device can be brought out of STOP mode using Stop Mode Recovery. For more information on Stop Mode Recovery, see Reset, Stop Mode Recovery, and Low Voltage Detection on page 23.

zilog

operational amplifier (LPO) is OFF. To use the LPO, clear the LPO bit, turning it ON. Clearing this bit might interfere with normal ADC measurements on ANA0 (the LPO output). This bit enables the amplifier even in STOP mode. If the amplifier is not required in STOP mode, disable it. Failure to perform this results in STOP mode currents greater than specified.



Note: This register is only reset during a POR sequence. Other system reset events do not affect *it.*

Table 12. Power Control Register 0 (PWRCTL0)

BITS	7	6	5	4	3	2	1	0
FIELD	LPO	Rese	erved	VBO	TEMP	ADC	COMP	Reserved
RESET	1	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ADDR				F8	0H			

LPO—Low-Power Operational Amplifier Disable

0 = LPO is enabled (this applies even in STOP mode).

1 = LPO is disabled.

Reserved—Must be 0.

VBO—Voltage Brownout Detector Disable

This bit and the VBO_AO Flash option bit must both enable the VBO for the VBO to be active.

0 = VBO Enabled

1 = VBO Disabled

TEMP—Temperature Sensor Disable

0 = Temperature Sensor Enabled

1 = Temperature Sensor Disabled

ADC—Analog-to-Digital Converter Disable

- 0 = Analog-to-Digital Converter Enabled
- 1 = Analog-to-Digital Converter Disabled

COMP—Comparator Disable

- 0 =Comparator is Enabled
- 1 = Comparator is Disabled

Reserved—Must be 0.

Note: Asserting any power control bit disables the targeted block, regardless of any enable bits contained in the target block's control registers.



Table 46. Shared Interrupt Select Register (IRQSS)

BITS	7	6	5	4	3	2	1	0	
FIELD	PA7VS	PA6CS		Reserved					
RESET	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
ADDR				FC	EH				

PA7VS—PA7/LVD Selection

0 = PA7 is used for the interrupt for PA7VS interrupt request.

1 = The LVD is used for the interrupt for PA7VS interrupt request.

PA6CS—PA6/Comparator Selection

0 = PA6 is used for the interrupt for PA6CS interrupt request.

1 = The Comparator is used for the interrupt for PA6CS interrupt request.

Reserved—Must be 0.

Interrupt Control Register

The Interrupt Control (IRQCTL) register (Table 47) contains the master enable bit for all interrupts.

Table 47. Interrupt	Control	Register	(IRQCTL)
---------------------	---------	----------	----------

BITS	7	6	5	4	3	2	1	0	
FIELD	IRQE		Reserved						
RESET	0	0	0	0	0	0	0	0	
R/W	R/W	R	R	R	R	R	R	R	
ADDR				FC	FH				

IRQE—Interrupt Request Enable

This bit is set to 1 by executing an EI (Enable Interrupts) or IRET (Interrupt Return) instruction, or by a direct register write of a 1 to this bit. It is reset to 0 by executing a DI instruction, eZ8 CPU acknowledgement of an interrupt request, Reset or by a direct register write of a 0 to this bit.

- 0 = Interrupts are disabled.
- 1 = Interrupts are enabled.

Reserved—Must be 0.



Follow the steps below for configuring a timer for COMPARATOR COUNTER mode and initiating the count:

- 1. Write to the Timer Control register to:
 - Disable the timer.
 - Configure the timer for COMPARATOR COUNTER mode.
 - Select either the rising edge or falling edge of the comparator output signal for the count. This also sets the initial logic level (High or Low) for the Timer Output alternate function. However, the Timer Output function is not required to be enabled.
- 2. Write to the Timer High and Low Byte registers to set the starting count value. This action only affects the first pass in COMPARATOR COUNTER mode. After the first timer Reload in COMPARATOR COUNTER mode, counting always begins at the reset value of 0001H. Generally, in COMPARATOR COUNTER mode the Timer High and Low Byte registers must be written with the value 0001H.
- 3. Write to the Timer Reload High and Low Byte registers to set the Reload value.
- 4. If appropriate, enable the timer interrupt and set the timer interrupt priority by writing to the relevant interrupt registers.
- 5. If using the Timer Output function, configure the associated GPIO port pin for the Timer Output alternate function.
- 6. Write to the Timer Control register to enable the timer.

In COMPARATOR COUNTER mode, the number of comparator output transitions since the timer start is given by the following equation:

Comparator Output Transitions = Current Count Value – Start Value

PWM SINGLE OUTPUT Mode

In PWM SINGLE OUTPUT mode, the timer outputs a Pulse-Width Modulator (PWM) output signal through a GPIO Port pin. The timer input is the system clock. The timer first counts up to the 16-bit PWM match value stored in the Timer PWM High and Low Byte registers. When the timer count value matches the PWM value, the Timer Output toggles. The timer continues counting until it reaches the Reload value stored in the Timer Reload High and Low Byte registers. Upon reaching the Reload value, the timer generates an interrupt, the count value in the Timer High and Low Byte registers is reset to 0001H and counting resumes.

If the TPOL bit in the Timer Control register is set to 1, the Timer Output signal begins as a High (1) and transitions to a Low (0) when the timer value matches the PWM value. The Timer Output signal returns to a High (1) after the timer reaches the Reload value and is reset to 0001H.

zilog[°]

duration of the negative phase of the PWM signal (as defined by the difference between the PWM registers and the Timer Reload registers).

- 5. Write to the Timer Reload High and Low Byte registers to set the Reload value (PWM period). The Reload value must be greater than the PWM value.
- 6. If appropriate, enable the timer interrupt and set the timer interrupt priority by writing to the relevant interrupt registers.
- 7. Configure the associated GPIO port pin for the Timer Output and Timer Output Complement alternate functions. The Timer Output Complement function is shared with the Timer Input function for both timers. Setting the timer mode to Dual PWM automatically switches the function from Timer In to Timer Out Complement.
- 8. Write to the Timer Control register to enable the timer and initiate counting.

The PWM period is represented by the following equation:

PWM Period (s) = Reload Value xPrescale System Clock Frequency (Hz)

If an initial starting value other than 0001H is loaded into the Timer High and Low Byte registers, the ONE-SHOT mode equation determines the first PWM time-out period.

If TPOL is set to 0, the ratio of the PWM output High time to the total period is represented by:

PWM Output High Time Ratio (%) = $\frac{\text{Reload Value} - \text{PWM Value}}{\text{Reload Value}} \times 100$

If TPOL is set to 1, the ratio of the PWM output High time to the total period is represented by:

PWM Output High Time Ratio (%) = $\frac{\text{PWM Value}}{\text{Reload Value}} \times 100$

CAPTURE Mode

In CAPTURE mode, the current timer count value is recorded when the appropriate external Timer Input transition occurs. The Capture count value is written to the Timer PWM High and Low Byte Registers. The timer input is the system clock. The TPOL bit in the Timer Control register determines if the Capture occurs on a rising edge or a falling edge of the Timer Input signal. When the Capture event occurs, an interrupt is generated and the timer continues counting. The INPCAP bit in TxCTL0 register is set to indicate the timer interrupt is because of an input capture event.

The timer continues counting up to the 16-bit Reload value stored in the Timer Reload High and Low Byte registers. Upon reaching the Reload value, the timer generates an interrupt and continues counting. The INPCAP bit in TxCTL0 register clears indicating the timer interrupt is not because of an input capture event.



- 3. Write to the ADC Control Register 0 to configure the ADC for continuous conversion. The bit fields in the ADC Control register may be written simultaneously:
 - Write to the ANAIN[3:0] field to select from the available analog input sources (different input pins available depending on the device).
 - Set CONT to 1 to select continuous conversion.
 - If the internal VREF must be output to a pin, set the REFEXT bit to 1. The internal voltage reference must be enabled in this case.
 - Write the REFSELL bit of the pair {REFSELH, REFSELL} to select the internal voltage reference level or to disable the internal reference. The REFSELH bit is contained in ADC Control/Status Register 1.
 - Set CEN to 1 to start the conversions.
- 4. When the first conversion in continuous operation is complete (after 5129 system clock cycles, plus the 40 cycles for power-up, if necessary), the ADC control logic performs the following operations:
 - CEN resets to 0 to indicate the first conversion is complete. CEN remains 0 for all subsequent conversions in continuous operation.
 - An interrupt request is sent to the Interrupt Controller to indicate the conversion is complete.
- 5. The ADC writes a new data result every 256 system clock cycles. For each completed conversion, the ADC control logic performs the following operations:
 - Writes the 13-bit two's complement result to {ADCD_H[7:0], ADCD L[7:3]}.
 - Sends an interrupt request to the Interrupt Controller denoting conversion complete.
- 6. To disable continuous conversion, clear the CONT bit in the ADC Control Register to 0.

Interrupts

The ADC is able to interrupt the CPU when a conversion has been completed. When the ADC is disabled, no new interrupts are asserted; however, an interrupt pending when the ADC is disabled is not cleared.

Calibration and Compensation

The Z8 Encore! XP[®] F082A Series ADC is factory calibrated for offset error and gain error, with the compensation data stored in Flash memory. Alternatively, you can perform your own calibration, storing the values into Flash themselves. Thirdly, the user code can perform a manual offset calibration during DIFFERENTIAL mode operation.



ADC Control Register Definitions

ADC Control Register 0

The ADC Control Register 0 (ADCCTL0) selects the analog input channel and initiates the analog-to-digital conversion. It also selects the voltage reference configuration.

Table 71. ADC Control Register 0 (ADCCTL0)

BITS	7	6	5	4	3	2	1	0
FIELD	CEN	REFSELL	REFOUT	CONT	ANAIN[3:0]			
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ADDR				F7	0H			

CEN—Conversion Enable

0 = Conversion is complete. Writing a 0 produces no effect. The ADC automatically clears this bit to 0 when a conversion is complete.

1 = Begin conversion. Writing a 1 to this bit starts a conversion. If a conversion is already in progress, the conversion restarts. This bit remains 1 until the conversion is complete.

REFSELL—Voltage Reference Level Select Low Bit; in conjunction with the High bit (REFSELH) in ADC Control/Status Register 1, this determines the level of the internal voltage reference; the following details the effects of {REFSELH, REFSELL}; note that this reference is independent of the Comparator reference.

00= Internal Reference Disabled, reference comes from external pin

01= Internal Reference set to 1.0 V

10= Internal Reference set to 2.0 V (default)

11= Reserved

REFOUT—Internal Reference Output Enable

0 = Reference buffer is disabled; Vref pin is available for GPIO or analog functions

1 = The internal ADC reference is buffered and driven out to the Vref pin

<u>/</u>

Warning: When the ADC is used with an external reference ({REFSELH,REFSELL}=00), the REFOUT bit must be set to 0.

CONT

0 = Single-shot conversion. ADC data is output once at completion of the 5129 system clock cycles (measurements of the internal temperature sensor take twice as long) 1 = Continuous conversion. ADC data updated every 256 system clock cycles after an initial 5129 clock conversion (measurements of the internal temperature sensor take twice as long)

	ς.	$\mathbf{\nabla}$	9	422
				133

BITS	7	6	5	4	3	2	1	0	
FIELD	ADCDH								
RESET	Х	Х	Х	Х	Х	Х	Х	Х	
R/W	R	R	R	R	R	R	R	R	
ADDR	F72H								
X = Undef	ined.								

Table 73. ADC Data High Byte Register (ADCD_H)

ADCDH—ADC Data High Byte

This byte contains the upper eight bits of the ADC output. These bits are not valid during a single-shot conversion. During a continuous conversion, the most recent conversion output is held in this register. These bits are undefined after a Reset.

ADC Data Low Byte Register

The ADC Data Low Byte (ADCD_L) register contains the lower bits of the ADC output as well as an overflow status bit. The output is a 13-bit two's complement value. During a single-shot conversion, this value is invalid. Access to the ADC Data Low Byte register is read-only. Reading the ADC Data High Byte register latches data in the ADC Low Bits register.

Table 74. ADC Data Low Byte Register (ADCD_L)

BITS	7	6	5	4	3	2	1	0		
FIELD			ADCDL	Rese	erved	OVF				
RESET	Х	Х	Х	Х	Х	Х	Х	Х		
R/W	R	R	R	R	R	R	R	R		
ADDR	F73H									
X = Undef	X = Undefined.									

ADCDL—ADC Data Low Bits

These bits are the least significant five bits of the 13-bits of the ADC output. These bits are undefined after a Reset.

Reserved—Must be undefined.

OVF—Overflow Status

0= A hardware overflow did not occur in the ADC for the current sample. 1= A hardware overflow did occur in the ADC for the current sample, therefore the current sample is invalid.



On-Chip Debugger

The Z8 Encore! XP[®] F082A Series devices contain an integrated On-Chip Debugger (OCD) that provides advanced debugging features including:

- Single pin interface.
- Reading and writing of the register file.
- Reading and writing of program and data memory.
- Setting of breakpoints and watchpoints.
- Executing eZ8 CPU instructions.
- Debug pin sharing with general-purpose input-output function to maximize pins available to the user (8-pin product only).

Architecture

The on-chip debugger consists of four primary functional blocks: transmitter, receiver, auto-baud detector/generator, and debug controller. Figure 23 displays the architecture of the on-chip debugger.



Figure 23. On-Chip Debugger Block Diagram

zilog

Caution: It is possible to disable the clock failure detection circuitry as well as all functioning clock sources. In this case, the Z8 Encore! XP F082A Series device ceases functioning and can only be recovered by Power-On-Reset.

Oscillator Control Register Definitions

Oscillator Control Register

The Oscillator Control Register (OSCCTL) enables/disables the various oscillator circuits, enables/disables the failure detection/recovery circuitry and selects the primary oscillator, which becomes the system clock.

The Oscillator Control Register must be unlocked before writing. Writing the two step sequence E7H followed by 18H to the Oscillator Control Register unlocks it. The register is locked at successful completion of a register write to the OSCCTL.

BITS	7	6	5	4	3	2	1	0	
FIELD	INTEN	XTLEN	WDTEN	SOFEN	WDFEN		SCKSEL		
RESET	1	0	1	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
ADDR				F8	6H				

Table 109. Oscillator Control Register (OSCCTL)

INTEN—Internal Precision Oscillator Enable

1 = Internal precision oscillator is enabled

0 = Internal precision oscillator is disabled

XTLEN-Crystal Oscillator Enable; this setting overrides the GPIO register control for PA0 and PA1

1 = Crystal oscillator is enabled

0 = Crystal oscillator is disabled

WDTEN—Watchdog Timer Oscillator Enable

1 = Watchdog Timer oscillator is enabled

0 = Watchdog Timer oscillator is disabled

SOFEN—System Clock Oscillator Failure Detection Enable

1 = Failure detection and recovery of system clock oscillator is enabled

0 = Failure detection and recovery of system clock oscillator is disabled



zilog

9	213

Assembly	Symbolic	Addres	s Mode	Opcode(s)	Flags						Fetch	Instr.
Mnemonic	Operation	dst	src	(Hex)	С	Ζ	S	۷	D	Н	Cycles	Cycles
RR dst		R		E0	*	*	*	*	-	-	2	2
	► D7 D6 D5 D4 D3 D2 D1 D0 ► C	IR		E1							2	3
RRC dst		R		C0	*	*	*	*	-	-	2	2
	► D7 D6 D5 D4 D3 D2 D1 D0 ► C	IR		C1							2	3
SBC dst, src	$dst \gets dst - src - C$	r	r	32	*	*	*	*	1	*	2	3
		r	lr	33							2	4
		R	R	34							3	3
		R	IR	35							3	4
		R	IM	36							3	3
		IR	IM	37							3	4
SBCX dst, src	$dst \gets dst - src - C$	ER	ER	38	*	*	*	*	1	*	4	3
		ER	IM	39	_						4	3
SCF	$C \leftarrow 1$			DF	1	-	-	-	-	-	1	2
SRA dst	T V	R		D0	*	*	*	0	_	-	2	2
	D7 D6 D5 D4 D3 D2 D1 D0 C dst	IR		D1							2	3
SRL dst	0 - ▶ D7 D6 D5 D4 D3 D2 D1 D0 ▶ C	R		1F C0	*	*	0	*	-	-	3	2
	dst	IR		1F C1	•						3	3
SRP src	$RP \gets src$		IM	01	_	_	_	_	_	_	2	2
STOP	STOP Mode			6F	_	_	_	_	_	-	1	2
SUB dst, src	$dst \gets dst - src$	r	r	22	*	*	*	*	1	*	2	3
		r	lr	23	•						2	4
		R	R	24	•						3	3
		R	IR	25	•						3	4
		R	IM	26							3	3
		IR	IM	27	•						3	4
Flags Notation:	* = Value is a function of th – = Unaffected X = Undefined	ne result	of the o	peration.	0 = 1 =	Re Se	set t to	to (1)			

Table 124. eZ8 CPU Instruction Summary (Continued)



Zilog ₂₄₃

Figure 41 displays the 8-pin Quad Flat No-Lead package (QFN)/MLF-S available for the Z8 Encore! XP F082A Series devices. This package has a footprint identical to that of the 8-pin SOIC, but with a lower profile.



Figure 41. 8-Pin Quad Flat No-Lead Package (QFN)/MLF-S

zilog 257

art Number	lash	ŁAM	NDS	O Lines	nterrupts	6-Bit Timers w/PWM	0-Bit A/D Channels	JART with IrDA	comparator	emperature Sensor	lescription	
Z8 Encore! XP [®] F082A	Serie	s with 1	KB Fla	 Ish, 1	 0-Bit	Ana	log-t	o-Dig	ital C	onv	verter	
Standard Temperature: 0 °C to 70 °C												
Z8F012APB020SC	1 KB	256 B	16 B	6	14	2	4	1	1	1	PDIP 8-pin package	
Z8F012AQB020SC	1 KB	256 B	16 B	6	14	2	4	1	1	1	QFN 8-pin package	
Z8F012ASB020SC	1 KB	256 B	16 B	6	14	2	4	1	1	1	SOIC 8-pin package	
Z8F012ASH020SC	1 KB	256 B	16 B	17	20	2	7	1	1	1	SOIC 20-pin package	
Z8F012AHH020SC	1 KB	256 B	16 B	17	20	2	7	1	1	1	SSOP 20-pin package	
Z8F012APH020SC	1 KB	256 B	16 B	17	20	2	7	1	1	1	PDIP 20-pin package	
Z8F012ASJ020SC	1 KB	256 B	16 B	23	20	2	8	1	1	1	SOIC 28-pin package	
Z8F012AHJ020SC	1 KB	256 B	16 B	23	20	2	8	1	1	1	SSOP 28-pin package	
Z8F012APJ020SC	1 KB	256 B	16 B	23	20	2	8	1	1	1	PDIP 28-pin package	
Extended Temperature	e: -40 °	°C to 10	5 °C									
Z8F012APB020EC	1 KB	256 B	16 B	6	14	2	4	1	1	1	PDIP 8-pin package	
Z8F012AQB020EC	1 KB	256 B	16 B	6	14	2	4	1	1	1	QFN 8-pin package	
Z8F012ASB020EC	1 KB	256 B	16 B	6	14	2	4	1	1	1	SOIC 8-pin package	
Z8F012ASH020EC	1 KB	256 B	16 B	17	20	2	7	1	1	1	SOIC 20-pin package	
Z8F012AHH020EC	1 KB	256 B	16 B	17	20	2	7	1	1	1	SSOP 20-pin package	
Z8F012APH020EC	1 KB	256 B	16 B	17	20	2	7	1	1	1	PDIP 20-pin package	
Z8F012ASJ020EC	1 KB	256 B	16 B	23	20	2	8	1	1	1	SOIC 28-pin package	
Z8F012AHJ020EC	1 KB	256 B	16 B	23	20	2	8	1	1	1	SSOP 28-pin package	
Z8F012APJ020EC	1 KB	256 B	16 B	23	20	2	8	1	1	1	PDIP 28-pin package	
Replace C with G for Lead	I-Free F	ackaging										

RL 206

Z8 Encore! XP[®] F082A Series Product Specification

zilog | 267

register 201 ADC control (ADCCTL) 130, 132 ADC data high byte (ADCDH) 132 ADC data low bits (ADCDL) 133 flash control (FCTL) 149, 155, 156 flash high and low byte (FFREQH and FREEQL) 152 flash page select (FPS) 150, 151 flash status (FSTAT) 150 GPIO port A-H address (PxADDR) 46 GPIO port A-H alternate function sub-registers 48 GPIO port A-H control address (PxCTL) 47 GPIO port A-H data direction sub-registers 47 OCD control 184 OCD status 185 UARTx baud rate high byte (UxBRH) 114 UARTx baud rate low byte (UxBRL) 114 UARTx Control 0 (UxCTL0) 108, 114 UARTx control 1 (UxCTL1) 109 UARTx receive data (UxRXD) 113 UARTx status 0 (UxSTAT0) 111 UARTx status 1 (UxSTAT1) 112 UARTx transmit data (UxTXD) 113 Watchdog Timer control (WDTCTL) 31, 94, 136, 190 Watchdog Timer reload high byte (WDTH) 95 Watchdog Timer reload low byte (WDTL) 95 Watchdog Timer reload upper byte (WD-TU) 95 register file 15 register pair 201 register pointer 202 reset and stop mode characteristics 24 and Stop Mode Recovery 23 carry flag 204 sources 25 **RET 206** return 206

RLC 206 rotate and shift instuctions 206 rotate left 206 rotate left through carry 206 rotate right 206 rotate right through carry 206 RP 202 RR 201, 206 rr 201 RRC 206

S

SBC 203 SCF 204, 205 second opcode map after 1FH 219 set carry flag 204, 205 set register pointer 205 shift right arithmatic 207 shift right logical 207 signal descriptions 11 single-shot conversion (ADC) 123 software trap 206 source operand 202 SP 202 SRA 207 src 202 SRL 207 **SRP 205** stack pointer 202 **STOP 205** STOP mode 33 stop mode 205 Stop Mode Recovery sources 28 using a GPIO port pin transition 29 using Watchdog Timer time-out 29 stop mode recovery sources 30 using a GPIO port pin transition 30 SUB 203 subtract 203 subtract - extended addressing 203 subtract with carry 203



269

electrical characteristics and timing 230, 233 interrupt in normal operation 92 interrupt in STOP mode 92 operation 135 refresh 92, 205 reload unlock sequence 93 reload upper, high and low registers 94 reset 27 reset in normal operation 93 reset in STOP mode 93 time-out response 92 WDTCTL register 31, 94, 136, 190 WDTH register 95 WDTL register 95 working register 201 working register pair 201 WTDU register 95

Х

X 201 XOR 206 XORX 206

Ζ

Z8 Encore! block diagram 4 features 1 part selection guide 2