



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details                    |   |  |
|----------------------------|---|--|
| Product Status             | Obsolete  |  |
| Core Processor             | eZ8   |  |
| Core Size                  | 8-Bit   |  |
| Speed                      | 20MHz   |  |
| Connectivity               | IrDA, UART/USART  |  |
| Peripherals                | Brown-out Detect/Reset, LED, LVD, POR, PWM, WDT           |  |
| Number of I/O              | 6   |  |
| Program Memory Size        | 2KB (2K x 8)  |  |
| Program Memory Type        | FLASH   |  |
| EEPROM Size                | 64 x 8  |  |
| RAM Size                   | 512 x 8   |  |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 3.6V   |  |
| Data Converters            | -   |  |
| Oscillator Type            | Internal  |  |
| Operating Temperature      | -40°C ~ 105°C (TA)  |  |
| Mounting Type              | Surface Mount   |  |
| Package / Case             | 8-VDFN Exposed Pad  |  |
| Supplier Device Package    | 8-QFN (5x6)   |  |
| Purchase URL               | https://www.e-xfl.com/product-detail/zilog/z8f021aqb020ec |  |

# Z8 Encore! XP<sup>®</sup> F082A Series Product Specification



| Reset, Stop Mode Recovery, and Low Voltage Detection | 23 |
|--|----|
| Reset Types  | 23 |
| Reset Sources  |    |
| Power-On Reset                                       |    |
| Voltage Brownout Reset                               |    |
| Watchdog Timer Reset                                 |    |
| External Reset Input External Reset Indicator        |    |
| On-Chip Debugger Initiated Reset                     |    |
| Stop Mode Recovery                                   |    |
| Stop Mode Recovery Using Watchdog Timer Time-Out     |    |
| Stop Mode Recovery Using a GPIO Port Pin Transition  | 29 |
| Stop Mode Recovery Using the External RESET Pin      | 30 |
| Low Voltage Detection                                | 30 |
| Reset Register Definitions                           | 30 |
| Low-Power Modes                                      | 33 |
| STOP Mode  | 33 |
| HALT Mode  | 34 |
| Peripheral-Level Power Control                       | 34 |
| Power Control Register Definitions                   | 34 |
| General-Purpose Input/Output                         | 37 |
| GPIO Port Availability By Device                     | 37 |
| Architecture   | 38 |
| GPIO Alternate Functions                             | 38 |
| Direct LED Drive                                     | 39 |
| Shared Reset Pin                                     | 39 |
| Shared Debug Pin                                     | 39 |
| Crystal Oscillator Override                          | 40 |
| 5 V Tolerance  | 40 |
| External Clock Setup                                 | 40 |
| GPIO Interrupts                                      | 45 |
| GPIO Control Register Definitions                    | 45 |
| Port A–D Address Registers                           | 46 |
| Port A–D Control Registers                           |    |
| Port A–D Data Direction Sub-Registers                |    |
| Port A–D Alternate Function Sub-Registers            | 47 |

PS022825-0908 Table of Contents

zilog',

mation Area data rather than the Program Memory data. Access to the Flash Information Area is read-only.

Table 6. Z8 Encore! XP F082A Series Flash Memory Information Area Map

| Program Memory Address (Hex) | Function  |
|------------------------------|---|
| FE00-FE3F                    | Zilog Option Bits/Calibration Data  |
| FE40-FE53                    | Part Number<br>20-character ASCII alphanumeric code<br>Left justified and filled with FFH |
| FE54–FE5F                    | Reserved  |
| FE60-FE7F                    | Zilog Calibration Data  |
| FE80-FFFF                    | Reserved  |

PS022825-0908 Address Space

**Table 7. Register File Address Map (Continued)** 

| Address (Hex)   | Register Description                  | Mnemonic | Reset (Hex) | Page No |
|-----------------|---------------------------------------|----------|-------------|---------|
| F0B             | Timer 1 Reload Low Byte               | T1RL     | FF          | 88      |
| F0C             | Timer 1 PWM High Byte                 | T1PWMH   | 00          | 88      |
| F0D             | Timer 1 PWM Low Byte                  | T1PWML   | 00          | 89      |
| F0E             | Timer 1 Control 0                     | T1CTL0   | 00          | 83      |
| F0F             | Timer 1 Control 1                     | T1CTL1   | 00          | 84      |
| F10–F6F         | Reserved                              | _        | XX          |         |
| UART            |                                       |          |             |         |
| F40             | UART Transmit/Receive Data Registers  | TXD, RXD | XX          | 113     |
| F41             | UART Status 0 Register                | U0STAT0  | 00          | 111     |
| F42             | UART Control 0 Register               | U0CTL0   | 00          | 108     |
| F43             | UART Control 1 Register               | U0CTL1   | 00          | 108     |
| F44             | UART Status 1 Register                | U0STAT1  | 00          | 112     |
| F45             | UART Address Compare Register         | U0ADDR   | 00          | 114     |
| F46             | UART Baud Rate High Byte Register     | U0BRH    | FF          | 114     |
| F47             | UART Baud Rate Low Byte Register      | U0BRL    | FF          | 114     |
| Analog-to-Digi  | tal Converter (ADC)                   |          |             |         |
| F70             | ADC Control 0                         | ADCCTL0  | 00          | 130     |
| F71             | ADC Control 1                         | ADCCTL1  | 80          | 130     |
| F72             | ADC Data High Byte                    | ADCD_H   | XX          | 133     |
| F73             | ADC Data Low Bits                     | ADCD_L   | XX          | 133     |
| F74–F7F         | Reserved                              | _        | XX          |         |
| Low Power Co    | ntrol                                 |          |             |         |
| F80             | Power Control 0                       | PWRCTL0  | 80          | 35      |
| F81             | Reserved                              | _        | XX          |         |
| LED Controller  |                                       |          |             |         |
| F82             | LED Drive Enable                      | LEDEN    | 00          | 52      |
| F83             | LED Drive Level High Byte             | LEDLVLH  | 00          | 53      |
| F84             | LED Drive Level Low Byte              | LEDLVLL  | 00          | 54      |
| F85             | Reserved                              | _        | XX          |         |
| Oscillator Cont | rol                                   |          |             |         |
| F86             | Oscillator Control                    | OSCCTL   | A0          | 190     |
| F87–F8F         | Reserved                              | _        | XX          |         |
| Comparator 0    |                                       |          |             |         |
| F90             | Comparator 0 Control                  | CMP0     | 14          | 136     |
| XX=Undefined    | · · · · · · · · · · · · · · · · · · · |          |             |         |

PS022825-0908 Register Map



**Table 7. Register File Address Map (Continued)** 

| Address (Hex)   | Register Description                  | Mnemonic | Reset (Hex) | Page No                   |
|-----------------|---------------------------------------|----------|-------------|---------------------------|
| FDF             | Port D Output Data                    | PDOUT    | 00          | 47                        |
| FE0-FEF         | Reserved                              | _        | XX          |                           |
| Watchdog Time   | er (WDT)                              |          |             |                           |
| FF0             | Reset Status (Read-only)              | RSTSTAT  | X0          | 30                        |
|                 | Watchdog Timer Control (Write-only)   | WDTCTL   | N/A         | 94                        |
| FF1             | Watchdog Timer Reload Upper Byte      | WDTU     | 00          | 95                        |
| FF2             | Watchdog Timer Reload High Byte       | WDTH     | 04          | 95                        |
| FF3             | Watchdog Timer Reload Low Byte        | WDTL     | 00          | 95                        |
| FF4–FF5         | Reserved                              | _        | XX          |                           |
| Trim Bit Contro | ol                                    |          |             |                           |
| FF6             | Trim Bit Address                      | TRMADR   | 00          | 155                       |
| FF7             | Trim Bit Data                         | TRMDR    | 00          | 156                       |
| Flash Memory    | Controller                            |          |             |                           |
| FF8             | Flash Control                         | FCTL     | 00          | 149                       |
| FF8             | Flash Status                          | FSTAT    | 00          | 150                       |
| FF9             | Flash Page Select                     | FPS      | 00          | 151                       |
|                 | Flash Sector Protect                  | FPROT    | 00          | 151                       |
| FFA             | Flash Programming Frequency High Byte | FFREQH   | 00          | 152                       |
| FFB             | Flash Programming Frequency Low Byte  | FFREQL   | 00          | 152                       |
| eZ8 CPU         |                                       |          |             |                           |
| FFC             | Flags                                 | _        | XX          | Refer to eZ8              |
| FFD             | Register Pointer                      | RP       | XX          | CPU Core                  |
| FFE             | Stack Pointer High Byte               | SPH      | XX          | −User Manual<br>_(UM0128) |
| FFF             | Stack Pointer Low Byte                | SPL      | XX          | _(01010120)               |

PS022825-0908 Register Map

# Reset, Stop Mode Recovery, and Low Voltage Detection

The Reset Controller within the Z8 Encore! XP<sup>®</sup> F082A Series controls Reset and Stop Mode Recovery operation and provides indication of low supply voltage conditions. In typical operation, the following events cause a Reset:

- Power-On Reset (POR)
- Voltage Brownout (VBO)
- Watchdog Timer time-out (when configured by the WDT\_RES Flash Option Bit to initiate a reset)
- External RESET pin assertion (when the alternate RESET function is enabled by the GPIO register)
- On-chip debugger initiated Reset (OCDCTL[0] set to 1)

When the device is in STOP mode, a Stop Mode Recovery is initiated by either of the following:

- Watchdog Timer time-out
- GPIO Port input pin transition on an enabled Stop Mode Recovery source

The low voltage detection circuitry on the device (available on the 8-pin product versions only) performs the following functions:

- Generates the VBO reset when the supply voltage drops below a minimum safe level.
- Generates an interrupt when the supply voltage drops below a user-defined level (8-pin devices only).

# **Reset Types**

The Z8 Encore! XP F082A Series provides several different types of Reset operation. Stop Mode Recovery is considered as a form of Reset. Table 8 lists the types of Reset and their operating characteristics. The System Reset is longer if the external crystal oscillator is enabled by the Flash option bits, allowing additional time for oscillator start-up.




Figure 5. Power-On Reset Operation

## **Voltage Brownout Reset**

The devices in the Z8 Encore! XP F082A Series provide low Voltage Brownout (VBO) protection. The VBO circuit senses when the supply voltage drops to an unsafe level (below the VBO threshold voltage) and forces the device into the Reset state. While the supply voltage remains below the Power-On Reset voltage threshold ( $V_{POR}$ ), the VBO block holds the device in the Reset.

After the supply voltage again exceeds the Power-On Reset voltage threshold, the device progresses through a full System Reset sequence, as described in the Power-On Reset section. Following Power-On Reset, the POR status bit in the Reset Status (RSTSTAT) register is set to 1. Figure 6 displays Voltage Brownout operation. See Electrical Characteristics on page 221 for the VBO and POR threshold voltages ( $V_{VBO}$  and  $V_{POR}$ ).

The Voltage Brownout circuit can be either enabled or disabled during STOP mode. Operation during STOP mode is set by the VBO\_AO Flash Option Bit. See Flash Option Bits for information about configuring VBO\_AO.



during STOP mode do not initiate Stop Mode Recovery.

1 = The Port pin is configured as a Stop Mode Recovery source. Any logic transition on this pin during STOP mode initiates Stop Mode Recovery.

#### Port A-D Pull-up Enable Sub-Registers

The Port A–D Pull-up Enable sub-register (Table 24) is accessed through the Port A–D Control register by writing 06H to the Port A–D Address register. Setting the bits in the Port A–D Pull-up Enable sub-registers enables a weak internal resistive pull-up on the specified Port pins.

Table 24. Port A-D Pull-Up Enable Sub-Registers (PxPUE)

| BITS  | 7        | 6            | 5                                   | 4             | 3             | 2             | 1            | 0        |
|-------|----------|--------------|-------------------------------------|---------------|---------------|---------------|--------------|----------|
| FIELD | PPUE7    | PPUE6        | PPUE6 PPUE5 PPUE4 PPUE3 PPUE2 PPUE1 |               |               |               |              | PPUE0    |
| RESET |          | 00H (        | Ports A-C);                         | 01H (Port D   | ); 04H (Port  | A of 8-pin de | evice)       |          |
| R/W   | R/W      | R/W          | R/W                                 | R/W           | R/W           | R/W           | R/W          | R/W      |
| ADDR  | If 06H i | n Port A–D / | Address Reg                         | gister, acces | sible through | n the Port A- | -D Control F | Register |

PPUE[7:0]—Port Pull-up Enabled

0 = The weak pull-up on the Port pin is disabled.

1 = The weak pull-up on the Port pin is enabled.

#### Port A–D Alternate Function Set 1 Sub-Registers

The Port A–D Alternate Function Set1 sub-register (Table 25) is accessed through the Port A–D Control register by writing 07H to the Port A–D Address register. The Alternate Function Set 1 sub-registers selects the alternate function available at a port pin. Alternate Functions selected by setting or clearing bits of this register are defined in GPIO Alternate Functions on page 38.

Note:

Alternate function selection on port pins must also be enabled as described in Port A–D Alternate Function Sub-Registers on page 47.

Table 25. Port A–D Alternate Function Set 1 Sub-Registers (PxAFS1)

| BITS  | 7                                       | 6   | 5      | 4      | 3      | 2      | 1      | 0      |  |  |  |
|-------|---|---|--------|--------|--------|--------|--------|--------|--|--|--|
| FIELD | PAFS17                                  | PAFS16  | PAFS15 | PAFS14 | PAFS13 | PAFS12 | PAFS11 | PAFS10 |  |  |  |
| RESET | 0                                       | 0   | 0      | 0      | 0      | 0      | 0      | 0      |  |  |  |
| R/W   | R/W |   |        |        |        |        |        |        |  |  |  |
| ADDR  | If 07H i                                | If 07H in Port A–D Address Register, accessible through the Port A–D Control Register |        |        |        |        |        |        |  |  |  |

zilog 68

PS022825-0908 Interrupt Controller

**z**ilog d

96

PS022825-0908 Watchdog Timer

- 6. Check the TDRE bit in the UART Status 0 register to determine if the Transmit Data register is empty (indicated by a 1). If empty, continue to Step 7. If the Transmit Data register is full (indicated by a 0), continue to monitor the TDRE bit until the Transmit Data register becomes available to receive new data.
- 7. Write the UART Control 1 register to select the outgoing address bit.
- 8. Set the Multiprocessor Bit Transmitter (MPBT) if sending an address byte, clear it if sending a data byte.
- 9. Write the data byte to the UART Transmit Data register. The transmitter automatically transfers the data to the Transmit Shift register and transmits the data.
- 10. Make any changes to the Multiprocessor Bit Transmitter (MPBT) value, if appropriate and MULTIPROCESSOR mode is enabled.
- 11. To transmit additional bytes, return to Step 5.

#### **Transmitting Data using the Interrupt-Driven Method**

The UART Transmitter interrupt indicates the availability of the Transmit Data register to accept new data for transmission. Follow the steps below to configure the UART for interrupt-driven data transmission:

- 1. Write to the UART Baud Rate High and Low Byte registers to set the appropriate baud rate.
- 2. Enable the UART pin functions by configuring the associated GPIO Port pins for alternate function operation.
- 3. Execute a DI instruction to disable interrupts.
- 4. Write to the Interrupt control registers to enable the UART Transmitter interrupt and set the acceptable priority.
- 5. Write to the UART Control 1 register to enable MULTIPROCESSOR (9-bit) mode functions, if MULTIPROCESSOR mode is appropriate.
- 6. Set the MULTIPROCESSOR Mode Select (MPEN) to Enable MULTIPROCESSOR mode.
- 7. Write to the UART Control 0 register to:
  - Set the transmit enable bit (TEN) to enable the UART for data transmission.
  - Enable parity, if appropriate and if MULTIPROCESSOR mode is not enabled, and select either even or odd parity.
  - Set or clear CTSE to enable or disable control from the remote receiver using the <del>CTS</del> pin.
- 8. Execute an EI instruction to enable interrupts.

155

#### Randomized Lot Identification Bits

As an optional feature, Zilog is able to provide a factory-programmed random lot identifier. With this feature, all devices in a given production lot are programmed with the same random number. This random number is uniquely regenerated for each successive production lot and is not likely to be repeated.

The randomized lot identifier is a 32 byte binary value, stored in the Flash information page (see Reading the Flash Information Page on page 155 and Randomized Lot Identifier on page 166 for more details) and is unaffected by mass erasure of the device's Flash memory.

## Reading the Flash Information Page

The following code example shows how to read data from the Flash information area.

```
; get value at info address 60 (FE60h)
ldx FPS, #%80 ; enable access to flash info page
ld R0, #%FE
ld R1, #%60
ldc R2, @RR0 ; R2 now contains the calibration value
```

# Flash Option Bit Control Register Definitions

## **Trim Bit Address Register**

The Trim Bit Address (TRMADR) register contains the target address for an access to the trim option bits (Table 84).

Table 84. Trim Bit Address Register (TRMADR)

| BITS  | 7                                      | 6   | 5   | 4   | 3   | 2   | 1   | 0   |  |  |
|-------|--|-----|-----|-----|-----|-----|-----|-----|--|--|
| FIELD | TRMADR - Trim Bit Address (00H to 1FH) |     |     |     |     |     |     |     |  |  |
| RESET | 0                                      | 0   | 0   | 0   | 0   | 0   | 0 0 |     |  |  |
| R/W   | R/W                                    | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |  |
| ADDR  |  |     |     | FF  | 6H  |     |     |     |  |  |

PS022825-0908 Flash Option Bits

| Debug Command           | Command<br>Byte | Enabled when<br>NOT in DEBUG<br>mode? | Disabled by<br>Flash Read Protect Option Bit   |
|-------------------------|-----------------|---------------------------------------|--|
| Write Register          | 08H             | -                                     | Only writes of the Flash Memory Control registers are allowed. Additionally, only the Mass Erase command is allowed to be written to the Flash Control register. |
| Read Register           | 09H             | _                                     | Disabled   |
| Write Program Memory    | 0AH             | _                                     | Disabled   |
| Read Program Memory     | 0BH             | _                                     | Disabled   |
| Write Data Memory       | 0CH             | _                                     | Yes  |
| Read Data Memory        | 0DH             | _                                     | _  |
| Read Program Memory CRC | 0EH             | _                                     | -  |
| Reserved                | 0FH             | _                                     | -  |
| Step Instruction        | 10H             | _                                     | Disabled   |
| Stuff Instruction       | 11H             | _                                     | Disabled   |
| Execute Instruction     | 12H             | _                                     | Disabled   |
| Reserved                | 13H–FFH         | _                                     | _  |

In the following bulleted list of OCD Commands, data and commands sent from the host to the On-Chip Debugger are identified by 'DBG  $\leftarrow$  Command/Data'. Data sent from the On-Chip Debugger back to the host is identified by 'DBG  $\rightarrow$  Data'

 Read OCD Revision (00H)—The Read OCD Revision command determines the version of the On-Chip Debugger. If OCD commands are added, removed, or changed, this revision number changes.

```
DBG \leftarrow 00H

DBG \rightarrow OCDRev[15:8] (Major revision number)

DBG \rightarrow OCDRev[7:0] (Minor revision number)
```

• Read OCD Status Register (02H)—The Read OCD Status Register command reads the OCDSTAT register.

```
DBG \leftarrow 02H
DBG \rightarrow OCDSTAT[7:0]
```

• Read Runtime Counter (03H)—The Runtime Counter counts system clock cycles in between Breakpoints. The 16-bit Runtime Counter counts up from 0000H and stops at the maximum count of FFFFH. The Runtime Counter is overwritten during the

PS022825-0908 On-Chip Debugger

zilog",

# **Oscillator Control**

The Z8 Encore! XP<sup>®</sup> F082A Series devices uses five possible clocking schemes, each user-selectable:

- Internal precision trimmed RC oscillator (IPO).
- On-chip oscillator using off-chip crystal or resonator.
- On-chip oscillator using external RC network.
- External clock drive.
- On-chip low power Watchdog Timer oscillator.
- Clock failure detection circuitry.

In addition, Z8 Encore! XP F082A Series devices contain clock failure detection and recovery circuitry, allowing continued operation despite a failure of the system clock oscillator.

# **Operation**

This chapter discusses the logic used to select the system clock and handle primary oscillator failures.

# **System Clock Selection**

The oscillator control block selects from the available clocks. Table 108 details each clock source and its usage.

PS022825-0908 Oscillator Control



Caution: It is possible to disable the clock failure detection circuitry as well as all functioning clock sources. In this case, the Z8 Encore! XP F082A Series device ceases functioning and can only be recovered by Power-On-Reset.

# **Oscillator Control Register Definitions**

## Oscillator Control Register

The Oscillator Control Register (OSCCTL) enables/disables the various oscillator circuits, enables/disables the failure detection/recovery circuitry and selects the primary oscillator, which becomes the system clock.

The Oscillator Control Register must be unlocked before writing. Writing the two step sequence E7H followed by 18H to the Oscillator Control Register unlocks it. The register is locked at successful completion of a register write to the OSCCTL.

#### Table 109. Oscillator Control Register (OSCCTL)

| BITS  | 7     | 6     | 5     | 4     | 3     | 2           | 1 | 0 |  |  |  |
|-------|-------|-------|-------|-------|-------|-------------|---|---|--|--|--|
| FIELD | INTEN | XTLEN | WDTEN | SOFEN | WDFEN | SCKSEL      |   |   |  |  |  |
| RESET | 1     | 0     | 1     | 0     | 0     | 0           | 0 | 0 |  |  |  |
| R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W R/W R/W |   |   |  |  |  |
| ADDR  |       |       |       | F8    | 6H    |             |   |   |  |  |  |

INTEN—Internal Precision Oscillator Enable

- 1 = Internal precision oscillator is enabled
- 0 = Internal precision oscillator is disabled

XTLEN—Crystal Oscillator Enable; this setting overrides the GPIO register control for PA0 and PA1

- 1 = Crystal oscillator is enabled
- 0 = Crystal oscillator is disabled

WDTEN—Watchdog Timer Oscillator Enable

- 1 = Watchdog Timer oscillator is enabled
- 0 = Watchdog Timer oscillator is disabled

SOFEN—System Clock Oscillator Failure Detection Enable

- 1 = Failure detection and recovery of system clock oscillator is enabled
- 0 = Failure detection and recovery of system clock oscillator is disabled

PS022825-0908 Oscillator Control

Table 111. Transconductance Values for Low, Medium, and High Gain Operating Modes

| Mode         | Crystal<br>Frequency Range | Function                            | Use  | sconduc<br>(mA/V)<br>this ran<br>alculatio | ge for |
|--------------|----------------------------|-------------------------------------|------|--|--------|
| Low Gain*    | 32 kHz-1 MHz               | Low Power/Frequency Applications    | 0.02 | 0.04                                       | 0.09   |
| Medium Gain* | 0.5 MHz-10 MHz             | Medium Power/Frequency Applications | 0.84 | 1.7  | 3.1    |
| High Gain*   | 8 MHz–20 MHz               | High Power/Frequency Applications   | 1.1  | 2.3  | 4.2    |

**Note:** \*Printed circuit board layout must not add more than 4 pF of stray capacitance to either XIN or XOUT pins. if no Oscillation occurs, reduce the values of the capacitors C1 and C2 to decrease the loading.

# Oscillator Operation with an External RC Network

Figure 28 displays a recommended configuration for connection with an external resistor-capacitor (RC) network.




Figure 28. Connecting the On-Chip Oscillator to an External RC Network

An external resistance value of 45 k $\Omega$  is recommended for oscillator operation with an external RC network. The minimum resistance value to ensure operation is 40 k $\Omega$ . The typical oscillator frequency can be estimated from the values of the resistor (R in k $\Omega$ ) and capacitor (C in pF) elements using the following equation:

Oscillator Frequency (kHz) = 
$$\frac{1 \times 10^6}{(0.4 \times R \times C) + (4 \times C)}$$

PS022825-0908 Crystal Oscillator

Table 124. eZ8 CPU Instruction Summary (Continued)

| Assembly        | Symbolic  | Addres       | s Mode   | Opcode(s) |   |          | Fla | ags | _ Fetch | Instr. |   |   |
|-----------------|---|--------------|----------|-----------|---|----------|-----|-----|---------|--------|---|---|
| Mnemonic        | Operation   | dst          | src      | (Hex)     | С | Z        | S   | ٧   | D       | Н      |   |   |
| XOR dst, src    | $dst \leftarrow dst \ XOR \ src$                              | r            | r        | B2        | _ | *        | *   | 0   | _       | _      | 2 | 3 |
|                 |   | r            | Ir       | В3        | - |          |     |     |         |        | 2 | 4 |
|                 |   | R            | R        | B4        | - |          |     |     |         |        | 3 | 3 |
|                 |   | R            | IR       | B5        | _ |          |     |     |         |        | 3 | 4 |
|                 |   | R            | IM       | B6        | _ |          |     |     |         |        | 3 | 3 |
|                 |   | IR           | IM       | B7        | _ |          |     |     |         |        | 3 | 4 |
| XORX dst, src   | $dst \leftarrow dst \ XOR \ src$                              | ER           | ER       | B8        | - | *        | *   | 0   | _       | -      | 4 | 3 |
|                 |   | ER           | IM       | B9        | _ |          |     |     |         |        | 4 | 3 |
| Flags Notation: | * = Value is a function of<br>- = Unaffected<br>X = Undefined | f the result | of the o | peration. | - | Re<br>Se |     |     | )       |        |   |   |

PS022825-0908 eZ8 CPU Instruction Set




Figure 32. Second Opcode Map after 1FH

PS022825-0908 Opcode Maps




Figure 34. Port Input Sample Timing

**Table 139. GPIO Port Input Timing** 

|                     |  | Dela    | y (ns)  |
|---------------------|--|---------|---------|
| Parameter           | Abbreviation   | Minimum | Maximum |
| T <sub>S_PORT</sub> | Port Input Transition to XIN Rise Setup Time (Not pictured)  | 5       | -       |
| T <sub>H_PORT</sub> | XIN Rise to Port Input Transition Hold Time (Not pictured)   | 0       | -       |
| T <sub>SMR</sub>    | GPIO Port Pin Pulse Width to ensure Stop Mode<br>Recovery<br>(for GPIO Port Pins enabled as SMR sources) | 1 μs    |         |

PS022825-0908 Electrical Characteristics

zilog 240

PS022825-0908 Electrical Characteristics



| Part Number   | Flash | RAM   | NVDS | I/O Lines | Interrupts | 16-Bit Timers w/PWM | 10-Bit A/D Channels | UART with IrDA | Comparator | Temperature Sensor | Description         |  |
|---|-------|-------|------|-----------|------------|---------------------|---------------------|----------------|------------|--------------------|---------------------|--|
| Z8 Encore! XP <sup>®</sup> F082A Series with 2 KB Flash |       |       |      |           |            |                     |                     |                |            |                    |                     |  |
| Standard Temperature: 0 °C to 70 °C                     |       |       |      |           |            |                     |                     |                |            |                    |                     |  |
| Z8F021APB020SC  | 2 KB  | 512 B | 64 B | 6         | 13         | 2                   | 0                   | 1              | 1          | 0                  | PDIP 8-pin package  |  |
| Z8F021AQB020SC  | 2 KB  | 512 B | 64 B | 6         | 13         | 2                   | 0                   | 1              | 1          | 0                  | QFN 8-pin package   |  |
| Z8F021ASB020SC  | 2 KB  | 512 B | 64 B | 6         | 13         | 2                   | 0                   | 1              | 1          | 0                  | SOIC 8-pin package  |  |
| Z8F021ASH020SC  | 2 KB  | 512 B | 64 B | 17        | 19         | 2                   | 0                   | 1              | 1          | 0                  | SOIC 20-pin package |  |
| Z8F021AHH020SC  | 2 KB  | 512 B | 64 B | 17        | 19         | 2                   | 0                   | 1              | 1          | 0                  | SSOP 20-pin package |  |
| Z8F021APH020SC  | 2 KB  | 512 B | 64 B | 17        | 19         | 2                   | 0                   | 1              | 1          | 0                  | PDIP 20-pin package |  |
| Z8F021ASJ020SC  | 2 KB  | 512 B | 64 B | 25        | 19         | 2                   | 0                   | 1              | 1          | 0                  | SOIC 28-pin package |  |
| Z8F021AHJ020SC  | 2 KB  | 512 B | 64 B | 25        | 19         | 2                   | 0                   | 1              | 1          | 0                  | SSOP 28-pin package |  |
| Z8F021APJ020SC  | 2 KB  | 512 B | 64 B | 25        | 19         | 2                   | 0                   | 1              | 1          | 0                  | PDIP 28-pin package |  |
| Extended Temperature: -40 °C to 105 °C                  |       |       |      |           |            |                     |                     |                |            |                    |                     |  |
| Z8F021APB020EC  | 2 KB  | 512 B | 64 B | 6         | 13         | 2                   | 0                   | 1              | 1          | 0                  | PDIP 8-pin package  |  |
| Z8F021AQB020EC  | 2 KB  | 512 B | 64 B | 6         | 13         | 2                   | 0                   | 1              | 1          | 0                  | QFN 8-pin package   |  |
| Z8F021ASB020EC  | 2 KB  | 512 B | 64 B | 6         | 13         | 2                   | 0                   | 1              | 1          | 0                  | SOIC 8-pin package  |  |
| Z8F021ASH020EC  | 2 KB  | 512 B | 64 B | 17        | 19         | 2                   | 0                   | 1              | 1          | 0                  | SOIC 20-pin package |  |
| Z8F021AHH020EC  | 2 KB  | 512 B | 64 B | 17        | 19         | 2                   | 0                   | 1              | 1          | 0                  | SSOP 20-pin package |  |
| Z8F021APH020EC  | 2 KB  | 512 B | 64 B | 17        | 19         | 2                   | 0                   | 1              | 1          | 0                  | PDIP 20-pin package |  |
| Z8F021ASJ020EC  | 2 KB  | 512 B | 64 B | 25        | 19         | 2                   | 0                   | 1              | 1          | 0                  | SOIC 28-pin package |  |
| Z8F021AHJ020EC  | 2 KB  | 512 B | 64 B | 25        | 19         | 2                   | 0                   | 1              | 1          | 0                  | SSOP 28-pin package |  |
| Z8F021APJ020EC  | 2 KB  | 512 B | 64 B | 25        | 19         | 2                   | 0                   | 1              | 1          | 0                  | PDIP 28-pin package |  |
| Replace C with G for Lead-Free Packaging                |       |       |      |           |            |                     |                     |                |            |                    |                     |  |

PS022825-0908 Ordering Information