



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Obsolete |
|----------------------------|--|
| Core Processor | eZ8 |
| Core Size | 8-Bit |
| Speed | 20MHz |
| Connectivity | IrDA, UART/USART |
| Peripherals | Brown-out Detect/Reset, LED, LVD, POR, PWM, Temp Sensor, WDT |
| Number of I/O | 23 |
| Program Memory Size | 2KB (2K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 64 x 8 |
| RAM Size | 512 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 3.6V |
| Data Converters | A/D 8x10b |
| Oscillator Type | Internal |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-SOIC (0.295", 7.50mm Width) |
| Supplier Device Package | · . |
| Purchase URL | https://www.e-xfl.com/product-detail/zilog/z8f022asj020sc |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table of Contents

| Overview |
|---|
| Features |
| Part Selection Guide |
| Block Diagram |
| CPU and Peripheral Overview |
| eZ8 CPU Features 5 |
| 10-Bit Analog-to-Digital Converter 5 |
| Low-Power Operational Amplifier |
| Internal Precision Oscillator |
| Apalog Comparator |
| External Crystal Oscillator |
| Low Voltage Detector |
| On-Chip Debugger |
| Universal Asynchronous Receiver/Transmitter |
| Timers |
| General-Purpose Input/Output |
| Elash Controller |
| Non-Volatile Data Storage 7 |
| Interrupt Controller |
| Reset Controller |
| Pin Description |
| Available Packages 9 |
| Pin Configurations 9 |
| Signal Descriptions |
| Pin Characteristics |
| Addross Space |
| |
| Register File |
| Program Memory |
| Data Memory |
| Flash Information Area 17 |
| Register Map 19 |

zilog ₃

| Part Number | Flash (KB) | RAM (B) | NVDS ¹ (B) | I/O | Comparator | Advanced Analog ² | ADC Inputs | Packages |
|----------------|---------------|------------|--------------------------|------|------------|---------------------------------|---------------|--------------------|
| Z8F082A | 8 | 1024 | 0 | 6–23 | Yes | Yes | 4–8 | 8-, 20- and 28-pin |
| Z8F081A | 8 | 1024 | 0 | 6–25 | Yes | No | 0 | 8-, 20- and 28-pin |
| Z8F042A | 4 | 1024 | 128 | 6–23 | Yes | Yes | 4–8 | 8-, 20- and 28-pin |
| Z8F041A | 4 | 1024 | 128 | 6–25 | Yes | No | 0 | 8-, 20- and 28-pin |
| Z8F022A | 2 | 512 | 64 | 6–23 | Yes | Yes | 4–8 | 8-, 20- and 28-pin |
| Z8F021A | 2 | 512 | 64 | 6–25 | Yes | No | 0 | 8-, 20- and 28-pin |
| Z8F012A | 1 | 256 | 16 | 6–23 | Yes | Yes | 4–8 | 8-, 20- and 28-pin |
| Z8F011A | 1 | 256 | 16 | 6–25 | Yes | No | 0 | 8-, 20- and 28-pin |
| | a data ata | | | | | | | |

Table 1. Z8 Encore! XP[®] F082A Series Family Part Selection Guide

¹Non-volatile data storage.

²Advanced Analog includes ADC, temperature sensor, and low-power operational amplifier.



CPU and Peripheral Overview

eZ8 CPU Features

The eZ8 CPU, Zilog's latest 8-bit Central Processing Unit (CPU), meets the continuing demand for faster and more code-efficient microcontrollers. The eZ8 CPU executes a superset of the original $Z8^{\text{(P)}}$ instruction set. The features of eZ8 CPU include:

- Direct register-to-register architecture allows each register to function as an accumulator, improving execution time and decreasing the required program memory.
- Software stack allows much greater depth in subroutine calls and interrupts than hardware stacks.
- Compatible with existing Z8 code.
- Expanded internal Register File allows access of up to 4 KB.
- New instructions improve execution efficiency for code developed using higherlevel programming languages, including C.
- Pipelined instruction fetch and execution.
- New instructions for improved performance including BIT, BSWAP, BTJ, CPC, LDC, LDCI, LEA, MULT, and SRL.
- New instructions support 12-bit linear addressing of the Register File.
- Up to 10 MIPS operation.
- C-Compiler friendly.
- 2 to 9 clock cycles per instruction.

For more information on eZ8 CPU, refer to eZ8 CPU Core User Manual (UM0128) available for download at <u>www.zilog.com</u>.

10-Bit Analog-to-Digital Converter

The optional analog-to-digital converter (ADC) converts an analog input signal to a 10-bit binary number. The ADC accepts inputs from eight different analog input pins in both single-ended and differential modes. The ADC also features a unity gain buffer when high input impedance is required.



Table 2. Signal Descriptions (Continued)

| Signal Mnemonic | I/O | Description |
|----------------------|-----------|---|
| Power Supply | | |
| V _{DD} | I | Digital Power Supply. |
| AV _{DD} | Ι | Analog Power Supply. |
| V _{SS} | I | Digital Ground. |
| AV _{SS} | I | Analog Ground. |
| Note: The AVpp and A | AVec siar | nals are available only in 28-nin packages with ADC. They are replaced by PB6 and |

Note: The AV_{DD} and AV_{SS} signals are available only in 28-pin packages with ADC. They are replaced by PB6 and PB7 on 28-pin packages without ADC.

Pin Characteristics

Table 3 describes the characteristics for each pin available on the Z8 Encore! XP F082A Series 20- and 28-pin devices. Data in Table 3 is sorted alphabetically by the pin symbol mnemonic.

Table 4 on page 14 provides detailed information about the characteristics for each pin available on the Z8 Encore! XP F082A Series 8-pin devices.

Note:

All six I/O pins on the 8-pin packages are 5 V-tolerant (unless the pull-up devices are enabled). The column in Table 3 below describes 5 V-tolerance for the 20- and 28-pin packages only.

Table 3. Pin Characteristics (20- and 28-pin Devices)

| Symbol Mnemonic | Direction | Reset Direction | Active Low or Active High | Tristate Output | Internal Pull- up or Pull-down | Schmitt- Trigger Input | Open Drain Output | 5 V Tolerance |
|--------------------|-----------|--------------------|---------------------------------------|--------------------|--------------------------------------|------------------------------|----------------------|---|
| AVDD | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A |
| AVSS | N/A | N/A | N/A | N/A | N/A | N/A | N/A | NA |
| DBG | I/O | I | N/A | Yes | Yes | Yes | Yes | No |
| PA[7:0] | I/O | I | N/A | Yes | Programmable Pull-up | Yes | Yes, Programmable | PA[7:2] unless pullups enabled |
| PB[7:0] | I/O | I | N/A | Yes | Programmable Pull-up | Yes | Yes, Programmable | PB[7:6] unless pullups enabled |

zilog[®]

Set 1 Sub-Registers on page 50, GPIO Alternate Functions on page 38, and Port A–D Alternate Function Set 2 Sub-Registers on page 51. See GPIO Alternate Functions on page 38 to determine the alternate function associated with each port pin.

Caution:

Do not enable alternate functions for GPIO port pins for which there is no associated alternate function. Failure to follow this guideline can result in unpredictable operation.

| Table 20. F | Port A–D | Alternate | Function | Sub-Regis | ters (Px | AF) |
|-------------|----------|-----------|----------|-----------|----------|-----|
| | | | | | | |

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|-------|----------|---|-------------|---------------|--------------|---------------|--------------|----------|--|--|
| FIELD | AF7 | AF6 | AF5 | AF4 | AF3 | AF2 | AF1 | AF0 | | |
| RESET | | 00H (Ports A–C); 01H (Port D); 04H (Port A of 8-pin device) | | | | | | | | |
| R/W | R/W | | | | | | | | | |
| ADDR | lf 02H i | n Port A–D / | Address Reg | gister, acces | sible throug | n the Port A- | –D Control F | ≀egister | | |

AF[7:0]—Port Alternate Function enabled

0 = The port pin is in normal mode and the DDx bit in the Port A–D Data Direction sub-register determines the direction of the pin.

1 = The alternate function selected through Alternate Function Set sub-registers is enabled. Port pin operation is controlled by the alternate function.

Port A–D Output Control Sub-Registers

The Port A–D Output Control sub-register (Table 21) is accessed through the Port A–D Control register by writing 03H to the Port A–D Address register. Setting the bits in the Port A–D Output Control sub-registers to 1 configures the specified port pins for opendrain operation. These sub-registers affect the pins directly and, as a result, alternate functions are also affected.

Table 21. Port A–D Output Control Sub-Registers (PxOC)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|-------|----------|-----------------------------|-------------|---------------|---------------|---------------|--------------|----------|--|
| FIELD | POC7 | POC6 | POC5 | POC4 | POC3 | POC2 | POC1 | POC0 | |
| RESET | | | 001 | H (Ports A-C | ;); 01H (Port | D) | | | |
| R/W | R/W | R/W R/W R/W R/W R/W R/W R/W | | | | | | | |
| ADDR | lf 03H i | n Port A–D / | Address Reg | gister, acces | sible throug | n the Port A- | -D Control F | Register | |

POC[7:0]—Port Output Control

These bits function independently of the alternate function bit and always disable the drains if set to 1.

0 = The source current is enabled for any output mode (unless overridden by the alternate



62

Interrupt Request 2 Register

The Interrupt Request 2 (IRQ2) register (Table 35) stores interrupt requests for both vectored and polled interrupts. When a request is presented to the interrupt controller, the corresponding bit in the IRQ2 register becomes 1. If interrupts are globally enabled (vectored interrupts), the interrupt controller passes an interrupt request to the eZ8 CPU. If interrupts are globally disabled (polled interrupts), the eZ8 CPU can read the Interrupt Request 2 register to determine if any interrupt requests are pending.

Table 35. Interrupt Request 2 Register (IRQ2)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-----|------|-------|-----|------|------|------|------|
| FIELD | | Rese | erved | | PC3I | PC2I | PC1I | PC0I |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR | | | | FC | 6H | | | |

Reserved—Must be 0.

PCxI—Port C Pin x Interrupt Request

0 = No interrupt request is pending for GPIO Port C pin x.

1 = An interrupt request from GPIO Port C pin x is awaiting service.

where x indicates the specific GPIO Port C pin number (0-3).

IRQ0 Enable High and Low Bit Registers

Table 36 describes the priority control for IRQ0. The IRQ0 Enable High and Low Bit registers (Table 37 and Table 38) form a priority encoded enabling for interrupts in the Interrupt Request 0 register.

Table 36. IRQ0 Enable and Priority Encoding

| IRQ0ENH[x] | IRQ0ENL[x] | Priority | Description |
|------------|------------|----------|-------------|
| 0 | 0 | Disabled | Disabled |
| 0 | 1 | Level 1 | Low |
| 1 | 0 | Level 2 | Medium |
| 1 | 1 | Level 3 | High |

where x indicates the register bits from 0–7.

zilog',

0001H and counting resumes. The INPCAP bit in TxCTL0 register is cleared to indicate the timer interrupt is not caused by an input capture event.

Follow the steps below for configuring a timer for CAPTURE RESTART mode and initiating the count:

- 1. Write to the Timer Control register to:
 - Disable the timer.
 - Configure the timer for CAPTURE RESTART mode by writing the TMODE bits in the TxCTL1 register and the TMODEHI bit in TxCTL0 register.
 - Set the prescale value.
 - Set the Capture edge (rising or falling) for the Timer Input.
- 2. Write to the Timer High and Low Byte registers to set the starting count value (typically 0001H).
- 3. Write to the Timer Reload High and Low Byte registers to set the Reload value.
- 4. Clear the Timer PWM High and Low Byte registers to 0000H. This allows the software to determine if interrupts were generated by either a capture event or a reload. If the PWM High and Low Byte registers still contain 0000H after the interrupt, the interrupt was generated by a Reload.
- 5. Enable the timer interrupt, if appropriate, and set the timer interrupt priority by writing to the relevant interrupt registers. By default, the timer interrupt is generated for both input capture and reload events. If appropriate, configure the timer interrupt to be generated only at the input capture event or the reload event by setting TICONFIG field of the TxCTL0 register.
- 6. Configure the associated GPIO port pin for the Timer Input alternate function.
- 7. Write to the Timer Control register to enable the timer and initiate counting.

In CAPTURE mode, the elapsed time from timer start to Capture event can be calculated using the following equation:

Capture Elapsed Time (s) = $\frac{(Capture Value - Start Value) \times Prescale}{System Clock Frequency (Hz)}$

COMPARE Mode

In COMPARE mode, the timer counts up to the 16-bit maximum Compare value stored in the Timer Reload High and Low Byte registers. The timer input is the system clock. Upon reaching the Compare value, the timer generates an interrupt and counting continues (the timer value is not reset to 0001H). Also, if the Timer Output alternate function is enabled, the Timer Output pin changes state (from Low to High or from High to Low) upon Compare.

If the Timer reaches FFFFH, the timer rolls over to 0000H and continue counting.







Watchdog Timer Refresh

When first enabled, the Watchdog Timer is loaded with the value in the Watchdog Timer Reload registers. The Watchdog Timer counts down to 000000H unless a WDT instruction is executed by the eZ8 CPU. Execution of the WDT instruction causes the downcounter to be reloaded with the WDT Reload value stored in the Watchdog Timer Reload registers. Counting resumes following the reload operation.

When the Z8 Encore! XP[®] F082A Series devices are operating in DEBUG mode (using the on-chip debugger), the Watchdog Timer is continuously refreshed to prevent any Watchdog Timer time-outs.

Watchdog Timer Time-Out Response

The Watchdog Timer times out when the counter reaches 000000H. A time-out of the Watchdog Timer generates either an interrupt or a system reset. The WDT_RES Flash Option Bit determines the time-out response of the Watchdog Timer. For information on programming the WDT_RES Flash Option Bit, see Flash Option Bits on page 153.

WDT Interrupt in Normal Operation

If configured to generate an interrupt when a time-out occurs, the Watchdog Timer issues an interrupt request to the interrupt controller and sets the WDT status bit in the Reset Status (RSTSTAT) register (see Reset Status Register on page 30). If interrupts are enabled, the eZ8 CPU responds to the interrupt request by fetching the Watchdog Timer interrupt vector and executing code from the vector address. After time-out and interrupt generation, the Watchdog Timer counter rolls over to its maximum value of FFFFFH and continues counting. The Watchdog Timer counter is not automatically returned to its Reload Value.

The Reset Status (RSTSTAT) register must be read before clearing the WDT interrupt. This read clears the WDT timeout Flag and prevents further WDT interrupts from immediately occurring.

WDT Interrupt in STOP Mode

If configured to generate an interrupt when a time-out occurs and the Z8 Encore! XP F082A Series devices are in STOP mode, the Watchdog Timer automatically initiates a Stop Mode Recovery and generates an interrupt request. Both the WDT status bit and the STOP bit in the Reset Status (RSTSTAT) register are set to 1 following a WDT time-out in STOP mode. For more information on Stop Mode Recovery, see Reset, Stop Mode Recovery, and Low Voltage Detection on page 23.

If interrupts are enabled, following completion of the Stop Mode Recovery the eZ8 CPU responds to the interrupt request by fetching the Watchdog Timer interrupt vector and executing code from the vector address.

92

zilog | 1

The UART is now configured for interrupt-driven data transmission. Because the UART Transmit Data register is empty, an interrupt is generated immediately. When the UART Transmit interrupt is detected, the associated interrupt service routine (ISR) performs the following:

- 1. Write the UART Control 1 register to select the multiprocessor bit for the byte to be transmitted:
- 2. Set the Multiprocessor Bit Transmitter (MPBT) if sending an address byte, clear it if sending a data byte.
- 3. Write the data byte to the UART Transmit Data register. The transmitter automatically transfers the data to the Transmit Shift register and transmits the data.
- 4. Clear the UART Transmit interrupt bit in the applicable Interrupt Request register.
- 5. Execute the IRET instruction to return from the interrupt-service routine and wait for the Transmit Data register to again become empty.

Receiving Data using the Polled Method

Follow the steps below to configure the UART for polled data reception:

- 1. Write to the UART Baud Rate High and Low Byte registers to set an acceptable baud rate for the incoming data stream.
- 2. Enable the UART pin functions by configuring the associated GPIO Port pins for alternate function operation.
- 3. Write to the UART Control 1 register to enable MULTIPROCESSOR mode functions, if appropriate.
- 4. Write to the UART Control 0 register to:
 - Set the receive enable bit (REN) to enable the UART for data reception
 - Enable parity, if appropriate and if Multiprocessor mode is not enabled, and select either even or odd parity.
- 5. Check the RDA bit in the UART Status 0 register to determine if the Receive Data register contains a valid data byte (indicated by a 1). If RDA is set to 1 to indicate available data, continue to Step 5. If the Receive Data register is empty (indicated by a 0), continue to monitor the RDA bit awaiting reception of the valid data.
- Read data from the UART Receive Data register. If operating in MULTIPROCESSOR (9-bit) mode, further actions may be required depending on the MULTIPROCESSOR mode bits MPMD[1:0].
- 7. Return to Step 4 to receive additional data.

zilog

134

Low Power Operational Amplifier

Overview

The LPO is a general-purpose low power operational amplifier. Each of the three ports of the amplifier is accessible from the package pins. The LPO contains only one pin configuration: ANA0 is the output/feedback node, ANA1 is the inverting input and ANA2 is the non-inverting input.

Operation

To use the LPO, it must be enabled in the Power Control Register 0 (PWRCTL0). The default state of the LPO is OFF. To use the LPO, the LPO bit must be cleared, turning it ON (Power Control Register 0 (PWRCTL0) on page 35). When making normal ADC measurements on ANA0 (measurements not involving the LPO output), the LPO bit must be OFF. Turning the LPO bit ON interferes with normal ADC measurements.



Warning: The LPO bit enables the amplifier even in STOP mode. If the amplifier is not required in STOP mode, disable it. Failing to perform this results in STOP mode currents higher than necessary.

As with other ADC measurements, any pins used for analog purposes must be configured as such in the GPIO registers (see Port A–D Alternate Function Sub-Registers on page 47).

LPO output measurements are made on ANA0, as selected by the ANAIN[3:0] bits of ADC Control Register 0. It is also possible to make single-ended measurements on ANA1 and ANA2 while the amplifier is enabled, which is often useful for determining offset conditions. Differential measurements between ANA0 and ANA2 may be useful for noise cancellation purposes.

If the LPO output is routed to the ADC, then the BUFFMODE[2:0] bits of ADC Control/Status Register 1 must also be configured for unity-gain buffered operation. Sampling the LPO in an unbuffered mode is not recommended.

When either input is overdriven, the amplifier output saturates at the positive or negative supply voltage. No instability results.

zilog ₁₄

Flash Operation Timing Using the Flash Frequency Registers

Before performing either a program or erase operation on Flash memory, you must first configure the Flash Frequency High and Low Byte registers. The Flash Frequency registers allow programming and erasing of the Flash with system clock frequencies ranging from 32 kHz (32768 Hz) through 20 MHz.

The Flash Frequency High and Low Byte registers combine to form a 16-bit value, FFREQ, to control timing for Flash program and erase operations. The 16-bit binary Flash Frequency value must contain the system clock frequency (in kHz). This value is calculated using the following equation:

 $FFREQ[15:0] = \frac{System Clock Frequency (Hz)}{1000}$



Caution: Flash programming and erasure are not supported for system clock frequencies below 32 kHz (32768 Hz) or above 20 MHz. The Flash Frequency High and Low Byte registers must be loaded with the correct value to ensure operation of the Z8 Encore! XP[®] F082A Series devices.

Flash Code Protection Against External Access

The user code contained within the Flash memory can be protected against external access by the on-chip debugger. Programming the FRP Flash Option Bit prevents reading of the user code with the On-Chip Debugger. See Flash Option Bits on page 153 and On-Chip Debugger on page 173 for more information.

Flash Code Protection Against Accidental Program and Erasure

The Z8 Encore! XP F082A Series provides several levels of protection against accidental program and erasure of the Flash memory contents. This protection is provided by a combination of the Flash Option bits, the register locking mechanism, the page select redundancy and the sector level protection control of the Flash Controller.

Flash Code Protection Using the Flash Option Bits

The FRP and FWP Flash Option Bits combine to provide three levels of Flash Program Memory protection as listed in Table 77. See Flash Option Bits on page 153 for more information.



159

Trim Bit Address 0001H

Table 89. Trim Option Bits at 0001H

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|-----------|---|-----|-----|-----|-----|-----|-----|-----|--|--|
| FIELD | Reserved | | | | | | | | | |
| RESET | U | U | U | U | U | U | U | U | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | |
| ADDR | Information Page Memory 0021H | | | | | | | | | |
| Note: U = | Note: U = Unchanged by Reset. R/W = Read/Write. | | | | | | | | | |

Reserved—Altering this register may result in incorrect device operation.

Trim Bit Address 0002H

Table 90. Trim Option Bits at 0002H (TIPO)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|-----------|-------------------------------|--------------|--------------|---|---|---|---|---|--|
| FIELD | IPO_TRIM | | | | | | | | |
| RESET | U | | | | | | | | |
| R/W | R/W | | | | | | | | |
| ADDR | Information Page Memory 0022H | | | | | | | | |
| Note: U = | Unchanged b | v Reset. R/W | = Read/Write | 2 | | | | | |

iole. U – Unchangeu by Reset. R/W = Read/Write.

IPO_TRIM—Internal Precision Oscillator Trim Byte Contains trimming bits for Internal Precision Oscillator.

Trim Bit Address 0003H

Note: *The LVD is available on 8-pin devices only.*

Table 91. Trim Option Bits at Address 0003H (TLVD)

| BITS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|---|-------------------------------|----------|---|-----------|---|---|---|---|--|--|--|
| FIELD | | Reserved | | LVD_TRIM | | | | | | | |
| RESET | U | U | U | U U U U U | | | | | | | |
| R/W | R/W R/W R/W R/W R/W R/W R/W | | | | | | | | | | |
| ADDR | Information Page Memory 0023H | | | | | | | | | | |
| Note: U = Unchanged by Reset. R/W = Read/Write. | | | | | | | | | | | |

PS022825-0908

zilog ₁₇₂

Table 104. NVDS Read Time (Continued)

| Operation | Minimum Latency | Maximum Latency |
|------------------------|--------------------|--------------------|
| Read (128 byte array) | 883 | 7609 |
| Write (16 byte array) | 4973 | 5009 |
| Write (64 byte array) | 4971 | 5013 |
| Write (128 byte array) | 4984 | 5023 |
| Illegal Read | 43 | 43 |
| Illegal Write | 31 | 31 |

If NVDS read performance is critical to your software architecture, there are some things you can do to optimize your code for speed, listed in order from most helpful to least helpful:

- Periodically refresh all addresses that are used. The optimal use of NVDS in terms of speed is to rotate the writes evenly among all addresses planned to use, bringing all reads closer to the minimum read time. Because the minimum read time is much less than the write time, however, actual speed benefits are not always realized.
- Use as few unique addresses as possible: this helps to optimize the impact of refreshing as well as minimize the requirement for it.

zilog

22

Table 126. Absolute Maximum Ratings (Continued)

| Parameter | Minimum Maximun | n Units | Notes |
|--|-----------------|---------|-------|
| 28-pin Packages Maximum Ratings at 0 °C to 70 °C | | | |
| Total power dissipation | 450 | mW | |
| Maximum current into V_{DD} or out of V_{SS} | 125 | mA | |
| | | | |

Operating temperature is specified in DC Characteristics.

This voltage applies to all pins except the following: V_{DD}, AV_{DD}, pins supporting analog input (Port B[5:0], Port C[2:0]) and pins supporting the crystal oscillator (PA0 and PA1). On the 8-pin packages, this applies to all pins but V_{DD}.

2. This voltage applies to pins on the 20-/28-pin packages supporting analog input (Port B[5:0], Port C[2:0]) and pins supporting the crystal oscillator (PA0 and PA1).

DC Characteristics

Table 127 lists the DC characteristics of the Z8 Encore! $XP^{\mathbb{R}}$ F082A Series products. All voltages are referenced to V_{SS} , the primary system ground.

| Table 127. DC Characteristics | |
|-------------------------------|--|
|-------------------------------|--|

| | | T _A = -40 °C to +105 °C (unless otherwise specified) | | | | | |
|------------------|------------------------------|--|---|----------------------|-------|--|--|
| Symbol Parameter | | Minimum Typical | | Maximum | Units | Conditions | |
| V _{DD} | Supply Voltage | 2.7 – 3.6 | | V | | | |
| V _{IL1} | Low Level Input Voltage | -0.3 | - | 0.3*V _{DD} | V | | |
| V _{IH1} | High Level Input Voltage | 0.7*V _{DD} | _ | 5.5 | V | For all input pins without analog or oscillator function. For all signal pins on the 8-pin devices. Programmable pull-ups must also be disabled. | |
| V _{IH2} | High Level Input Voltage | 0.7*V _{DD} | _ | V _{DD} +0.3 | V | For those pins with analog or oscillator function (20-/28-pin devices only), or when programmable pull-ups are enabled. | |
| V _{OL1} | Low Level Output Voltage | - | - | 0.4 | V | I _{OL} = 2 mA; V _{DD} = 3.0 V High Output Drive disabled. | |
| V _{OH1} | High Level Output Voltage | 2.4 | _ | _ | V | I _{OH} = -2 mA; V _{DD} = 3.0 V High Output Drive disabled. | |



| | | V _{DI} | _D = 2.7 V to 3 | 3.6 V | | |
|---------------------------|--|---|---------------------------|----------|-------|--|
| | | Maximum ² Maximum ³ | | | | |
| Symbol | Parameter | Typical 1 | Std Temp | Ext Temp | Units | Conditions |
| I _{DD} Stop | Supply Current in STOP Mode | 0.1 | | | μA | No peripherals enabled. All pins driven to V_{DD} or $V_{SS}.$ |
| I _{DD} Halt | Supply Current in HALT | 35 | 55 | 65 | μA | 32 kHz |
| | Mode (with all peripherals disabled) | 520 | | | μA | 5.5 MHz |
| | | 2.1 | 2.85 | 2.85 | mA | 20 MHz |
| I _{DD} | Supply Current in | 2.8 | | | mA | 32 kHz |
| | ACTIVE Mode (with all peripherals disabled) | 4.5 | 5.2 | 5.2 | mA | 5.5 MHz |
| | | 5.5 | 6.5 | 6.5 | mA | 10 MHz |
| | - | 7.9 | 11.5 | 11.5 | mA | 20 MHz |
| I _{DD} WDT | Watchdog Timer Supply Current | 0.9 | 1.0 | 1.1 | μA | |
| I _{DD} | Crystal Oscillator | 40 | | | μA | 32 kHz |
| XTAL | Supply Current | 230 | | | μA | 4 MHz |
| | - | 760 | | | μA | 20 MHz |
| I _{DD} IPO | Internal Precision Oscillator Supply Current | 350 | 500 | 550 | μA | |
| I _{DD} VBO | Voltage Brownout and Low-Voltage Detect | 50 | | | μA | For 20-/28-pin devices (VBO only); See Notes 4 |
| | Supply Current | | | | | For 8-pin devices; See Notes 4 |
| I _{DD} ADC | Analog to Digital | 2.8 | 3.1 | 3.2 | mA | 32 kHz |
| | Converter Supply | 3.1 | 3.6 | 3.7 | mA | 5.5 MHz |
| | Reference) | 3.3 | 3.7 | 3.8 | mA | 10 MHz |
| | - | 3.7 | 4.2 | 4.3 | mA | 20 MHz |
| I _{DD} ADCRef | ADC Internal Reference Supply Current | 0 | | | μA | See Notes 4 |
| I _{DD} CMP | Comparator supply Current | 150 | 180 | 190 | μA | See Notes 4 |

Table 128. Power Consumption

zilog ₂₂₆

Figure 33 displays the typical current consumption while operating with all peripherals disabled, at 30 °C, versus the system clock frequency.



Figure 33. Typical Active Mode I_{DD} Versus System Clock Frequency

zilog ₂₄₈



Figure 46. 28-Pin Small Outline Integrated Circuit Package (SOIC)

zilog[°]

255

| Jag Mun V Tu B A Z8 Encorel XP [®] E0824 | Flash | W V S with 2 | SOVN | d I/O Lines | interrupts | 16-Bit Timers w/PWM | 10-Bit A/D Channels | DART with IrDA | Comparator | Temperature Sensor | Description |
|--|----------|-----------------|------|-------------|------------|---------------------|---------------------|----------------|------------|--------------------|---------------------|
| Zo Elicore: AF ² Fuoza Series with 2 KB Flash, 10-Bit Analog-to-Digital Converter | | | | | | | | | | | |
| | 2 KB | 512 B | 64 B | 6 | 14 | 2 | 4 | 1 | 1 | 1 | PDIP 8-nin nackage |
| 78E022A0B020SC | 2 KB | 512 B | 64 B | 6 | 14 | 2 | 4 | 1 | 1 | 1 | OEN 8-nin nackage |
| 78F022ASB020SC | 2 KB | 512 B | 64 B | 6 | 14 | 2 | 4 | 1 | 1 | 1 | SOIC 8-nin nackage |
| 78F022ASH020SC | 2 KB | 512 B | 64 B | 17 | 20 | 2 | 7 | | 1 | 1 | SOIC 20-pin package |
| Z8F022AHH020SC | 2 KB | 512 B | 64 B | 17 | 20 | 2 | 7 | 1 | 1 | 1 | SSOP 20-pin package |
| Z8F022APH020SC | 2 KB | 512 B | 64 B | 17 | 20 | 2 | 7 | 1 | 1 | 1 | PDIP 20-pin package |
| Z8F022ASJ020SC | 2 KB | 512 B | 64 B | 23 | 20 | 2 | 8 | 1 | 1 | 1 | SOIC 28-pin package |
| Z8F022AHJ020SC | 2 KB | 512 B | 64 B | 23 | 20 | 2 | 8 | 1 | 1 | 1 | SSOP 28-pin package |
| Z8F022APJ020SC | 2 KB | 512 B | 64 B | 23 | 20 | 2 | 8 | 1 | 1 | 1 | PDIP 28-pin package |
| Extended Temperatur | e: -40 ° | C to 10 | 5 °C | | | | | | | | |
| Z8F022APB020EC | 2 KB | 512 B | 64 B | 6 | 14 | 2 | 4 | 1 | 1 | 1 | PDIP 8-pin package |
| Z8F022AQB020EC | 2 KB | 512 B | 64 B | 6 | 14 | 2 | 4 | 1 | 1 | 1 | QFN 8-pin package |
| Z8F022ASB020EC | 2 KB | 512 B | 64 B | 6 | 14 | 2 | 4 | 1 | 1 | 1 | SOIC 8-pin package |
| Z8F022ASH020EC | 2 KB | 512 B | 64 B | 17 | 20 | 2 | 7 | 1 | 1 | 1 | SOIC 20-pin package |
| Z8F022AHH020EC | 2 KB | 512 B | 64 B | 17 | 20 | 2 | 7 | 1 | 1 | 1 | SSOP 20-pin package |
| Z8F022APH020EC | 2 KB | 512 B | 64 B | 17 | 20 | 2 | 7 | 1 | 1 | 1 | PDIP 20-pin package |
| Z8F022ASJ020EC | 2 KB | 512 B | 64 B | 23 | 20 | 2 | 8 | 1 | 1 | 1 | SOIC 28-pin package |
| Z8F022AHJ020EC | 2 KB | 512 B | 64 B | 23 | 20 | 2 | 8 | 1 | 1 | 1 | SSOP 28-pin package |
| Z8F022APJ020EC | 2 KB | 512 B | 64 B | 23 | 20 | 2 | 8 | 1 | 1 | 1 | PDIP 28-pin package |
| Replace C with G for Lead-Free Packaging | | | | | | | | | | | |

RL 206

Z8 Encore! XP[®] F082A Series Product Specification

zilog | 267

register 201 ADC control (ADCCTL) 130, 132 ADC data high byte (ADCDH) 132 ADC data low bits (ADCDL) 133 flash control (FCTL) 149, 155, 156 flash high and low byte (FFREQH and FREEQL) 152 flash page select (FPS) 150, 151 flash status (FSTAT) 150 GPIO port A-H address (PxADDR) 46 GPIO port A-H alternate function sub-registers 48 GPIO port A-H control address (PxCTL) 47 GPIO port A-H data direction sub-registers 47 OCD control 184 OCD status 185 UARTx baud rate high byte (UxBRH) 114 UARTx baud rate low byte (UxBRL) 114 UARTx Control 0 (UxCTL0) 108, 114 UARTx control 1 (UxCTL1) 109 UARTx receive data (UxRXD) 113 UARTx status 0 (UxSTAT0) 111 UARTx status 1 (UxSTAT1) 112 UARTx transmit data (UxTXD) 113 Watchdog Timer control (WDTCTL) 31, 94, 136, 190 Watchdog Timer reload high byte (WDTH) 95 Watchdog Timer reload low byte (WDTL) 95 Watchdog Timer reload upper byte (WD-TU) 95 register file 15 register pair 201 register pointer 202 reset and stop mode characteristics 24 and Stop Mode Recovery 23 carry flag 204 sources 25 **RET 206** return 206

RLC 206 rotate and shift instuctions 206 rotate left 206 rotate left through carry 206 rotate right 206 rotate right through carry 206 RP 202 RR 201, 206 rr 201 RRC 206

S

SBC 203 SCF 204, 205 second opcode map after 1FH 219 set carry flag 204, 205 set register pointer 205 shift right arithmatic 207 shift right logical 207 signal descriptions 11 single-shot conversion (ADC) 123 software trap 206 source operand 202 SP 202 SRA 207 src 202 SRL 207 **SRP 205** stack pointer 202 **STOP 205** STOP mode 33 stop mode 205 Stop Mode Recovery sources 28 using a GPIO port pin transition 29 using Watchdog Timer time-out 29 stop mode recovery sources 30 using a GPIO port pin transition 30 SUB 203 subtract 203 subtract - extended addressing 203 subtract with carry 203