



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	IrDA, UART/USART
Peripherals	Brown-out Detect/Reset, LED, LVD, POR, PWM, Temp Sensor, WDT
Number of I/O	6
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	8-SOIC (0.154", 3.90mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f082asb020ec

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Block Diagram

Figure 1displays the block diagram of the architecture of the Z8 Encor[®]!FX082A Series devices.



Figure 1. Z8 Encore! XP F082A Series Block Diagram

during STOP mode do not initiate Stop Mode Recovery. 1 = The Port pin is configured as a Stopde Recovery source. An ogic transition on this pin during STOP mode itiates Stop Mode Recovery.

Port A–D Pull-up Enable Sub-Registers

The Port A–D Pull-up Enable sub-registeration (le 24) is accessed through the Port A–D Control register by writing 6H to the Port A–D Address regier. Setting the bits in the Port A–D Pull-up Enable sub-registers enableweak internal restrive pull-up on the specified Port pins.

Table 24. Port A–D Pull-Up Enable Sub-Registers (PxPUE)

BITS	7	6	5	4	3	2	1	0
FIELD	PPUE7	PPUE6	PPUE5	PPUE4	PPUE3	PPUE2	PPUE1	PPUE0
RESET		00H (Ports A-C); 01H (Port D); 04H (Port A of 8-pin device)						
R/W	R/W	R/W R/W R/W R/W R/W R/W R/W						
ADDR	lf 06H i	n Port A–D	Address Reo	gister, acces	sible throug	n the Port A-	-D Control F	Register

PPUE[7:0]—Port Pull-up Enabled

0 = The weak pull-up on the Port pin is disabled.

1 = The weak pull-up on the Port pin is enabled.

Port A–D Alternate Function Set 1 Sub-Registers

The Port A–D Alternate Function Set1 sub-register to the Port A–D Control register by writing 7H to the Port A–D Address register. The Alternate Function Set 1 sub-registers selects the alterimatic ion available at a port pin. Alternate Functions selected by setting or clear bins of this register are defined OPIO Alternate Functions page 38.

Note: Alternate function selection on port pins must also be enabled as described in Port A–D Alternate Function Sub-Registers page 47.

BITS	7	6	5	4	3	2	1	0
FIELD	PAFS17	PAFS16	PAFS15	PAFS14	PAFS13	PAFS12	PAFS11	PAFS10
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ADDR	lf 07H i	n Port A–D	Address Reg	gister, acces	sible throug	n the Port A-	-D Control F	Register

Table 25. Port A–D Alternate Function Set 1 Sub-Registers (PxAFS1)

51

PAFS1[7:0]—Port Alternate Function Set 1 0 = Port Alternate Function selected as define Datable 14and Table 15on page 44. 1 = Port Alternate Function selected as define Datable 14and Table 15on page 44.

Port A–D Alternate Function Set 2 Sub-Registers

The Port A–D Alternate Function Set 2 sub-register to the Port A–D Address register. The Alternate Function Set 2 sub-registers selects the alter function available at a port pin. Alternate Functions selected by setting or clearbings of this register is defined if able 15

Note: Alternate function selection on port pins must also be enabled as described in Port A–D Alternate Function Sub-Registers page 47.

BITS	7	6	5	4	3	2	1	0
FIELD	PAFS27	PAFS26	PAFS25	PAFS24	PAFS23	PAFS22	PAFS21	PAFS20
RESET		00H (all ports of 20/28 pin devices); 04H (Port A of 8-pin device)						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ADDR	lf 08H i	n Port A–D	Address Reg	gister, acces	sible throug	n the Port A-	-D Control F	Register

Table 26. Port A–D Alternate Function Set 2 Sub-Registers (PxAFS2)

PAFS2[7:0]—Port Alternate Function Set 2

0 = Port Alternate Function selected as define the table 15

1 = Port Alternate Function selected as define taile 15

Port A-C Input Data Registers

Reading from the Port A–Coput Data registers (able 27) returns the sampled values from the corresponding portrys. The Port A–C Input Data registers are read-only. The value returned for any unused ports is 0. Unused ports include those missing on the 8- and 28-pin packages, as well as those missing the ADC-enabled 28-pin packages.

BITS	7	6	5	4	3	2	1	0
FIELD	PIN7	PIN6	PIN5	PIN4	PIN3	PIN2	PIN1	PIN0
RESET	Х	Х	Х	Х	Х	Х	Х	Х
R/W	R	R	R	R	R	R	R	R
ADDR				FD2H, FD	6H, FDAH			
X = Undefined.								

- 2. Write to the Timer High and Low Byte regists to set the starting count value. Writing these registers only affects the first pase ATED mode. After the first timer reset in GATED mode, counting always begins at the reset value of H.
- 3. Write to the Timer Reload High and LoBryte registers to set the Reload value.
- 4. Enable the timer interrupt, if appropriated set the timer interpt priority by writing to the relevant interrupt regists. By default, the timer timer timer up tis generated for both input deassertion and reload events. If appatepriconfigure the timer interrupt to be generated only at the input deassertion to the reload event by setting TICONFIG field of the TxCTL0 register.
- 5. Configure the associated GPIO port for the Timer Input alternate function.
- 6. Write to the Timer Control register to enable the timer.
- 7. Assert the Timer Input signal to initiate the counting.

CAPTURE/COMPARE Mode

In CAPTURE/COMPARE mode, the timer begins counting on the first external Timer Input transition. The acceptable transitionsi(rig edge or falling edge) is set by theorem bit in the Timer Control Register. Tertimer input is the system clock.

Every subsequent acceptable transition (alfterfirst) of the Timer Input signal captures the current count value. The Capture vails written to the Timer PWM High and Low Byte Registers. When the Capte event occurs, an interrupt generated the count value in the Timer High and Low Byte registers is reset to 1H, and counting resumes. The INPCAP bit in TxCTL0 register is set to indicathe timer interrupt is caused by an input capture event.

If no Capture event occurs, the timer count**south**e 16-bit Compare value stored in the Timer Reload High and Low Byte registers.ddpreaching the Compare value, the timer generates an interrupt, the covatue in the Timer High and Low Byte registers is reset to 0001H and counting resumes. The PCAP bit in TxCTL0 register is cleared to indicate the timer interrupt is not because of an input capture event.

Follow the steps below for configuringinger for CAPTURE/COMPARE mode and initiating the count:

- 1. Write to the Timer Control register to:
 - Disable the timer.
 - Configure the timer for CAPTURE/COMPARE mode.
 - Set the prescale value.
 - Set the Capture edge (risingfalling) for the Timer Input.
- 2. Write to the Timer High and Low Bytegisters to set the starting count value (typically 0001H).
- 3. Write to the Timer Reload High and LoByte registers to set the Compare value.

Parity Checker **Receiver Control** with Address Compare RXD **Receive Shifter Receive Data Control Registers** Register System Bus Transmit Data Status Register Baud Rate Register Generator Transmit Shift TXD ◄ Register **Transmitter Control** Parity Generator CTS DE -



Operation

Data Format

The UART always transmits and receives datanine-bit data format, least-significant bit first. An even or odd parity bit can be added he data stream. Each character begins with an active Low START bit and ends with ther 1 or 2 active High STOP bitsigure 11 and Figure 12 display the asynchronous data format employed by the UART without parity and with parity, respectively.

UART Address Compare Register

The UART Address Compare (ADDR) register stores thmulti-node network address of the UART (see able 6). When the MPMD[1] bit of UART Control Register 0 is set, all incoming address bytes are compare theoralue stored in the Address Compare register. Receive interrupts and RDA assectionly occur in the event of a match.

Table 67. UART Address Compare Register (U0ADDR)

BITS	7	6	5	4	3	2	1	0
FIELD				COMP	_ADDR			
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ADDR				F4	5H			

COMP_ADDR—Compare Address

This 8-bit value is compared to incoming address bytes.

UART Baud Rate High and Low Byte Registers

The UART Baud Rate ligh (UxBRH) and Low Byte (UxBRL) registers (ble 68 and Table 69 combine to create a 16-bit baud rate subvivalue (BRG[15:0]) that sets the data transmission rate (baud rate) of the UART.

BITS	7	6	5	4	3	2	1	0
FIELD				BF	RH			
RESET	1	1	1	1	1	1	1	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ADDR				F4	6H			

Table 68. UART Baud Rate High Byte Register (U0BRH)

Table 69. UART Baud Rate Low Byte Register (U0BRL)

BITS	7	6	5	4	3	2	1	0
FIELD				BI	٦L			
RESET	1	1	1	1	1	1	1	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ADDR				F4	7H			

1	1	6
		~

3.579545 MH	Iz System Cloo	:k	
Acceptable Rate (kHz)	BRG Divisor (Decimal)	Actual Rate (kHz)	Error (%)
1250.0	N/A	N/A	N/A
625.0	N/A	N/A	N/A
250.0	1	223.72	-10.51
115.2	2	111.9	-2.90
57.6	4	55.9	-2.90
38.4	6	37.3	-2.90
19.2	12	18.6	-2.90
9.60	23	9.73	1.32
4.80	47	4.76	-0.83
2.40	93	2.41	0.23
1.20	186	1.20	0.23
0.60	373	0.60	-0.04
0.30	746	0.30	-0.04

Table 70. UART Baud Rates (Continued)

1.8432 MHz S	system Clock		
Acceptable Rate (kHz)	BRG Divisor (Decimal)	Actual Rate (kHz)	Error (%)
1250.0	N/A	N/A	N/A
625.0	N/A	N/A	N/A
250.0	N/A	N/A	N/A
115.2	1	115.2	0.00
57.6	2	57.6	0.00
38.4	3	38.4	0.00
19.2	6	19.2	0.00
9.60	12	9.60	0.00
4.80	24	4.80	0.00
2.40	48	2.40	0.00
1.20	96	1.20	0.00
0.60	192	0.60	0.00
0.30	384	0.30	0.00

Operation

The Flash Controller programs and erases Fmemory. The Flash Controller provides the proper Flash controls and timing Boyte Programming, Page Erase, and Mass Erase of Flash memory.

The Flash Controller contains several protectmechanisms to prevent accidental programming or erasure. These mechanism operathe page, sector full-memory levels.

The Flow Chart in Figure 22 displays basic Flash Controlleperation. The following subsections provide details about various operations (Lock Inlock, Byte Programming, Page Protect, Page Unprotect, Page Selfacte Erase, and Mass Erase) displayed in Figure 22

Flash Control Regi ster Definitions

Flash Control Register

The Flash Controller must be unlocked **gstine** Flash Control (FCTL) register before programming or erasing theastine memory. Writing the sequence H & CH, sequentially, to the Flash Control register unlocks the still Controller. When the Flash Controller is unlocked, the Flash memory care enabled for Mass Erasse Page Erase by writing the appropriate enable command to the FCTLgePErase applies only to the active page selected in Flash Page Select register. NErase is enabled onthrough the On-Chip Debugger. Writing an invalid ware or an invalid sequence twens the Flash Controller to its locked state. The Write-only Flash Controller shares its Register File address with the read-only Flash Status Register.

BITS	7	6	5	4	3	2	1	0
FIELD	FCMD							
RESET	0	0	0	0	0	0	0	0
R/W	W	W	W	W	W	W	W	W
ADDR				FF	8H			

Table 78. Flash Control Register (FCTL)

FCMD—Flash Command

73H = First unlock command.

8CH = Second unlock command.

95H = Page Erase command (must be thi**rdroa**nd in sequence to initiate Page Erase). 63H = Mass Erase command (**rthbe** third comman**i**th sequence to initiate Mass Erase).

5EH = Enable Flash Sector Protect Register Access

163

Info Page Address	Memory Address	Compensation Usage	ADC Mode	Reference Type
34	FE34	Negative Gain High Byte	Differential Unbuffered	External 2.0 V
35	FE35	Negative Gain Low Byte	Differential Unbuffered	External 2.0 V
78	FE78	Offset	Differential 1x Buffered	Internal 2.0 V
18	FE18	Positive Gain High Byte	Differential 1x Buffered	Internal 2.0 V
19	FE19	Positive Gain Low Byte	Differential 1x Buffered	Internal 2.0 V
36	FE36	Negative Gain High Byte	Differential 1x Buffered	Internal 2.0 V
37	FE37	Negative Gain Low Byte	Differential 1x Buffered	Internal 2.0 V
7B	FE7B	Offset	Differential 1x Buffered	External 2.0 V
1A	FE1A	Positive Gain High Byte	Differential 1x Buffered	External 2.0 V
1B	FE1B	Positive Gain Low Byte	Differential 1x Buffered	External 2.0 V
38	FE38	Negative Gain High Byte	Differential 1x Buffered	External 2.0 V
39	FE39	Negative Gain Low Byte	Differential 1x Buffered	External 2.0 V

Table 94. ADC Calibration Data Location (Continued)

DBGACK—Debug Acknowledge

This bit enables the debug acknowledge fea**t**(*u*this bit is set to 1, the OCD sends a Debug Acknowledge characterr(H) to the host when a Breakpoint occurs.

0 = Debug Acknowledge is disabled.

1 = Debug Acknowledge is enabled.

Reserved—Must be 0.

RST—Reset

Setting this bit to 1 resetset/Z8F04xA family deice. The device gets through a normal Power-On Reset sequence with the exception the On-Chip Debugger is not reset. This bit is automatically cleared to 0 at the end of reset.

0 = No effect.

1 = Reset the Flash Read Protect Option Bit device.

OCD Status Register

The OCD Status register reports status in fatirom about the current state of the debugger and the system.

Table 107. OCD Status Register (OCDSTAT)

BITS	7	6	5	4	3	2	1	0
FIELD	DBG	HALT	FRPENB	Reserved				
RESET	0	0	0	0	0	0	0	0
R/W	R	R	R	R	R	R	R	R

DBG—Debug Status

0 = NORMAL mode

1 = DEBUG mode

HALT—HALT Mode

0 = Not in HALT mode

1 = In HALT mode

FRPENB—Flash Read Protect Option Bit Enable

0 = FRP bit enabled, that allow is abling of many OCD commands

1 = FRP bit has no effect

Reserved—Must be 0

Table 108. Oscillator Configuration and Selection

Clock Source	Characteristics	Required Setup
Internal Precision RC Oscillator	 32.8 kHz or 5.53 MHz High accuracy No external components required 	 Unlock and write Oscillator Control Register (OSCCTL) to enable and select oscillator at either 5.53 MHz or 32.8 kHz
External Crystal/ Resonator	 32 kHz to 20 MHz Very high accuracy (dependent on crystal or resonator used) Requires external components 	 Configure Flash option bits for correct external oscillator mode Unlock and write OSCCTL to enable crystal oscillator, wait for it to stabilize and select as system clock (if the XTLDIS option bit has been de- asserted, no waiting is required)
External RC Oscillator	 32 kHz to 4 MHz Accuracy dependent on external components 	 Configure Flash option bits for correct external oscillator mode Unlock and write OSCCTL to enable crystal oscillator and select as system clock
External Clock Drive	 0 to 20 MHz Accuracy dependent on external cloc source 	 Write GPIO registers to configure PB3 pin for external clock function Unlock and write OSCCTL to select external system clock Apply external clock signal to GPIO
Internal Watchdog Timer Oscillator	 10 kHz nominal Low accuracy; no external componen required Very low power consumption 	 Enable WDT if not enabled and wait until WDT Oscillator is operating. Unlock and write Oscillator Control Register (OSCCTL) to enable and select oscillator

Caution: Unintentional accesses to the oscillator control register can actually stop the chip by switching to a non-functioning oscillator. To prevent this condition, the oscillator control block employs a register unlocking/locking scheme.

OSC Control Register Unlocking/Locking

To write the oscillator control register, unkoit by making two writes to the OSCCTL register with the values 7H followed by 18H. A third write to the OSCCTL register changes the value of the actual register and methors register to a locked state. Any other sequence of oscillator control register writtens no effect. The values written to unlock the register must be ordered correctly, but method consecutive. It is possible to write to or read from other register written the unlocking/locking operation.

WDFEN—Watchdog Timer OscillatoFailure Detection Enable

1 = Failure detection of Watdbg Timer oscillator is enabled

0 = Failure detection of Watdbg Timer oscillator is disabled

SCKSEL—System Clock Oscillator Select

000 = Internal precision oscillator functions as system clock at 5.53 MHz

001 = Internal precision oscillator functions as system clock at 32 kHz

010 = Crystal oscillator or external **Ris**cillator functions as system clock

- 011 = Watchdog Timer oscillator functions as system
- 100 = External clock signal on PB3 functions as system clock
- 101 = Reserved
- 110 = Reserved
- 111 = Reserved

Z8 Encore! XP [®] F082A Series Product Specification



Figure 32. Second Opcode Map after 1FH

219

Z8 Encore! XP [®] F082A Series Product Specification

220

On-Chip Peripheral AC and DC Electrical Characteristics

Table 131. Power-On Reset and Voltage Brownout Electrical Characteristics and Timing

		$T_A = -40 \text{ °C to } +105 \text{ °C}$				
Symbol	Parameter	Minimum	Typical ¹	Maximum	Units	Conditions
V _{POR}	Power-On Reset Voltage Threshold	2.20	2.45	2.70	V	$V_{DD} = V_{POR}$
V _{VBO}	Voltage Brownout Reset Voltage Threshold	2.15	2.40	2.65	V	$V_{DD} = V_{VBO}$
	V_{POR} to V_{VBO} hysteresis		50	75	mV	
	Starting V _{DD} voltage to ensure valid Power-On Reset.	_	V _{SS}	_	V	
T _{ANA}	Power-On Reset Analog Delay	_	70	_	μs	V _{DD} > V _{POR} ; T _{POR} Digital Reset delay follows T _{ANA}
T _{POR}	Power-On Reset Digital Delay		16		μs	66 Internal Precision Oscillator cycles + IPO startup time (T _{IPOST})
T _{POR}	Power-On Reset Digital Delay		1		ms	5000 Internal Precision Oscillator cycles
T _{SMR}	Stop Mode Recovery with crystal oscillator disabled		16		μs	66 Internal Precision Oscillator cycles
T _{SMR}	Stop Mode Recovery with crystal oscillator enabled		1		ms	5000 Internal Precision Oscillator cycles
T _{VBO}	Voltage Brownout Pulse Rejection Period	_	10	_	μs	Period of time in which V_{DD} < V_{VBO} without generating a Reset.
T _{RAMP}	Time for V _{DD} to transition from V _{SS} to V _{POR} to ensure valid Reset	0.10	_	100	ms	
T _{SMP}	Stop Mode Recovery pin pulse rejection period		20		ns	For any SMR pin or for the Reset pin when it is asserted in STOP mode.

¹Data in the typical column is from characterization at 3.3 V and 30 °C. These values are provided for design guidance only and are not tested in production.

Table 134. Non-Volatile Data Storage

	V _{DD} = 2.7 V to 3.6 V T _A = -40 °C to +105 °C					
Parameter	Minimum	Typical	Maximum	Units	Notes	
NVDS Byte Read Time	34	-	519	μs	With system clock at 20 MHz	
NVDS Byte Program Time	0.171	-	39.7	ms	With system clock at 20 MHz	
Data Retention	100	-	_	years	25 °C	
Endurance	160,000	-	-	cycles	Cumulative write cycles for entire memory	

Table 135. Analog-to-Digital Converter Electrical Characteristics and Timing

		$V_{DD} = 3.0 \text{ V to } 3.6 \text{ V}$ $T_A = 0 \text{ °C to } +70 \text{ °C}$ (unless otherwise stated)					
Symbol	Parameter	Minimum	Typical	Maximum	Units	Conditions	
	Resolution	10		_	bits		
	Differential Nonlinearity (DNL)	-1.0	-	1.0	LSB ³	External V _{REF} = 2.0 V; R _S \leftarrow 3.0 k Ω	
	Integral Nonlinearity (INL)	-3.0	_	3.0	LSB ³	External V _{REF} = 2.0 V; R _S \leftarrow 3.0 k Ω	
	Offset Error with Calibration		<u>+</u> 1		LSB ³		
	Absolute Accuracy with Calibration		<u>+</u> 3		LSB ³		
V _{REF}	Internal Reference Voltage	1.0 2.0	1.1 2.2	1.2 2.4	V	REFSEL=01 REFSEL=10	
V _{REF}	Internal Reference Variation with Temperature		<u>+</u> 1.0		%	Temperature variation with $V_{DD} = 3.0$	
V _{REF}	Internal Reference Voltage Variation with V_{DD}		<u>+</u> 0.5		%	Supply voltage variation with $T_A = 30 \text{ °C}$	
R _{REFOUT}	Reference Buffer Output Impedance		850		Ω	When the internal reference is buffered and driven out to the VREF pin (REFOUT = 1)	



Figure 34. Port Input Sample Timing

		Dela	y (ns)
Parameter	Abbreviation	Minimum	Maximum
T _{S_PORT}	Port Input Transition to XIN Rise Setup Time (Not pictured)	5	_
T _{H_PORT}	XIN Rise to Port Input Transition Hold Time (Not pictured)	0	-
T _{SMR}	GPIO Port Pin Pulse Width to ensure Stop Mode Recovery (for GPIO Port Pins enabled as SMR sources)	1 µs	

RL 206

register 201

Z8 Encore! XP [®] F082A Series Product Specification

ADC control (ADCCTL) 130, 132 ADC data high byte (ADCDH) 132 ADC data low bits (ADCDL) 133 flash control (FCTL) 149, 155, 156 flash high and low byte (FFREQH and FREEQL) 152 flash page select (FPS) 150, 151 flash status (FSTAT) 150 GPIO port A-H address (PxADDR) 46 GPIO port A-H alternate function sub-registers 48 GPIO port A-H control address (PxCTL) 47 GPIO port A-H data direction sub-registers 47 OCD control 184 OCD status 185 UARTx baud rate high byte (UxBRH) 114 UARTx baud rate low byte (UxBRL) 114 UARTx Control 0 (UxCTL0) 108, 114 UARTx control 1 (UxCTL1) 109 UARTx receive data (UxRXD) 113 UARTx status 0 (UxSTAT0) 111 UARTx status 1 (UxSTAT1) 112 UARTx transmit data (UxTXD) 113 Watchdog Timer control (WDTCTL) 31, 94, 136, 190 Watchdog Timer reload high byte (WDTH) 95 Watchdog Timer reload low byte (WDTL) 95 Watchdog Timer reload upper byte (WD-TU) 95 register file 15 register pair 201 register pointer 202 reset and stop mode characteristics 24 and Stop Mode Recovery 23 carry flag 204 sources 25 **RET 206** return 206

RLC 206 rotate and shift instuctions 206 rotate left 206 rotate left through carry 206 rotate right 206 rotate right through carry 206 RP 202 RR 201, 206 rr 201 RRC 206

S

SBC 203 SCF 204, 205 second opcode map after 1FH 219 set carry flag 204, 205 set register pointer 205 shift right arithmatic 207 shift right logical 207 signal descriptions 11 single-shot conversion (ADC) 123 software trap 206 source operand 202 SP 202 SRA 207 src 202 SRL 207 **SRP 205** stack pointer 202 **STOP 205** STOP mode 33 stop mode 205 Stop Mode Recovery sources 28 using a GPIO port pin transition 29 using Watchdog Timer time-out 29 stop mode recovery sources 30 using a GPIO port pin transition 30 SUB 203 subtract 203 subtract - extended addressing 203 subtract with carry 203

268

subtract with carry - extended addressing 203 SUBX 203 SWAP 207 swap nibbles 207 symbols, additional 202

Т

TCM 204 **TCMX 204 Technical Support 271** test complement under mask 204 test complement under mask - extended addressing 204 test under mask 204 test under mask - extended addressing 204 timer signals 11 timers 69 architecture 69 block diagram 70 CAPTURE mode 77, 78, 85, 86 CAPTURE/COMPARE mode 81, 85 COMPARE mode 79, 85 CONTINUOUS mode 71, 84 COUNTER mode 72, 73 COUNTER modes 84 GATED mode 80, 85 ONE-SHOT mode 70, 84 operating mode 70 PWM mode 74, 76, 85 reading the timer count values 82 reload high and low byte registers 87 timer control register definitions 83 timer output signal operation 82 timers 0-3 control registers 83, 84 high and low byte registers 87, 88 TM 204 TMX 204 transmit IrDA data 118 transmitting UART data-polled method 99 transmitting UART dat-interrupt-driven method 100

TRAP 206

U

UART 7

architecture 97 baud rate generator 107 baud rates table 115 control register definitions 108 controller signals 11 data format 98 interrupts 105 multiprocessor mode 103 receiving data using interrupt-driven method 102 receiving data using the polled method 101 transmitting data usin the interrupt-driven method 100 transmitting data using the polled method 99 x baud rate high and low registers 114 x control 0 and control 1 registers 108 x status 0 and status 1 registers 111, 112 UxBRH register 114 UxBRL register 114 UxCTL0 register 108, 114 UxCTL1 register 109 UxRXD register 113 UxSTAT0 register 111 UxSTAT1 register 112 UxTXD register 113

V

vector 201 Voltage Brownout reset (VBR) 26

W

Watchdog Timer approximate time-out delay 91 approximate time-out delays 135 CNTL 26 control register 94, 136, 190