E·XFL

NXP USA Inc. - MKE04Z128VLH4R Datasheet



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	LVD, PWM, WDT
Number of I/O	58
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16К х 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x12b; D/A 2x6b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mke04z128vlh4r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- 2. Only PTB4, PTB5, PTD0, PTD1, PTE0, PTE1, PTH0 (64-pin and 80-pin packages only), and PTH1 (64-pin and 80-pin packages only) support high current output.
- 3. The specified resistor value is the actual value internal to the device. The pullup value may appear higher when measured externally on the pin.
- 4. All functional non-supply pins, except for PTA2 and PTA3, are internally clamped to V_{SS} and V_{DD}. PTA2 and PTA3 are true open drain I/O pins that are internally clamped to V_{SS}.
- 5. Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger value.
- 6. Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If the positive injection current (V_{In} > V_{DD}) is higher than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure that external V_{DD} load will shunt current higher than maximum injection current when the MCU is not consuming power, such as when no system clock is present, or clock rate is very low (which would reduce overall power consumption).

Symbol	С	Desc	ription	Min	Тур	Max	Unit
V _{POR}	D	POR re-ar	m voltage ¹	1.5	1.75	2.0	V
V _{LVDH}	С	Falling low-v threshold—hig =	Falling low-voltage detect threshold—high range (LVDV = $1)^2$		4.3	4.4	V
V _{LVW1H}	С	Falling low- voltage	Level 1 falling (LVWV = 00)	4.3	4.4	4.5	V
V _{LVW2H}	С	warning threshold—	Level 2 falling (LVWV = 01)	4.5	4.5	4.6	V
V _{LVW3H}	С		Level 3 falling (LVWV = 10)	4.6	4.6	4.7	V
V _{LVW4H}	С		Level 4 falling (LVWV = 11)	4.7	4.7	4.8	V
V _{HYSH}	С	High range detect/warni	High range low-voltage detect/warning hysteresis		100	—	mV
V _{LVDL}	С	Falling low-v threshold—lov =	Falling low-voltage detect threshold—low range (LVDV = 0)		2.61	2.66	V
V _{LVW1L}	С	Falling low- voltage	Level 1 falling (LVWV = 00)	2.62	2.7	2.78	V
V _{LVW2L}	С	warning threshold—	Level 2 falling (LVWV = 01)	2.72	2.8	2.88	V
V _{LVW3L}	С		Level 3 falling (LVWV = 10)	2.82	2.9	2.98	V
V _{LVW4L}	С		Level 4 falling (LVWV = 11)	2.92	3.0	3.08	V
V _{HYSDL}	С	Low range low-voltage detect hysteresis			40		mV
V _{HYSWL}	С	Low range warning l	low-voltage nysteresis		80	_	mV
V _{BG}	Р	Buffered ban	dgap output ³	1.14	1.16	1.18	V

Table 4.	LVD and	POR s	pecification

1. Maximum is highest voltage that POR is guaranteed.

2. Rising thresholds are falling threshold + hysteresis.

3. voltage Factory trimmed at $V_{DD} = 5.0$ V, Temp = 25 °C



I_{OH}(mA)

Figure 1. Typical V_{DD}-V_{OH} Vs. I_{OH} (standard drive strength) (V_{DD} = 5 V)



Figure 2. Typical V_{DD} - V_{OH} Vs. I_{OH} (standard drive strength) (V_{DD} = 3 V)







I_{OH}(mA)

Figure 4. Typical V_{DD} - V_{OH} Vs. I_{OH} (high drive strength) (V_{DD} = 3 V)



I_{OL}(mA)

Figure 5. Typical V_{OL} Vs. I_{OL} (standard drive strength) (V_{DD} = 5 V)



I_{OL}(mA)

Figure 6. Typical V_{OL} Vs. I_{OL} (standard drive strength) (V_{DD} = 3 V)

5.1.2 Supply current characteristics

This section includes information about power supply current in various operating modes.

С	Parameter	Symbol	Core/Bus Freq	V _{DD} (V)	Typical ¹	Max ²	Unit	Temp
С	Run supply current FEI	RI _{DD}	48/24 MHz	5	11.1	_	mA	-40 to 105 °C
С	mode, all modules clocks		24/24 MHz		8	_		
С			12/12 MHz		5	_		
С			1/1 MHz		2.4	—		
С			48/24 MHz	3	11	_		
С			24/24 MHz		7.9	—]	
С			12/12 MHz		4.9	—]	
			1/1 MHz		2.3	—		
С	Run supply current FEI	RI _{DD}	48/24 MHz	5	7.8	_	mA	-40 to 105 °C
С	mode, all modules clocks		24/24 MHz		5.5	—]	
С	from flash		12/12 MHz		3.8	_		
С			1/1 MHz		2.3	—]	
С			48/24 MHz	3	7.7	_		
С			24/24 MHz		5.4	_]	
С			12/12 MHz		3.7	—		
С			1/1 MHz		2.2	_		
С	Run supply current FBE	RI _{DD}	48/24 MHz	5	14.7	_	mA	-40 to 105 °C
Р	mode, all modules clocks enabled: run from BAM		24/24 MHz		9.8	14.9		
С			12/12 MHz		6	_		
С			1/1 MHz		2.4			
С			48/24 MHz	3	14.6			
Р			24/24 MHz		9.6	12.8		
С			12/12 MHz		5.9			
С			1/1 MHz		2.3			
С	Run supply current FBE	RI _{DD}	48/24 MHz	5	11.4		mA	-40 to 105 °C
Р	disabled and gated: run		24/24 MHz		7.7	12.5		
С	from RAM		12/12 MHz	1	4.7			
С			1/1 MHz		2.3			
С			48/24 MHz	3	11.3			
Р			24/24 MHz		7.6	9.5		
С			12/12 MHz		4.6			
			1/1 MHz		2.2			

Table 5. Supply current characteristics

Table continues on the next page...

С	Parameter	Symbol	Core/Bus Freq	V _{DD} (V)	Typical ¹	Max ²	Unit	Temp
С	Wait mode current FEI	WI _{DD}	48/24 MHz	5	8.4	_	mA	-40 to 105 °C
Р	mode, all modules clocks		24/24 MHz		6.5	7.2		
С	enabled		12/12 MHz		4.3			
С			1/1 MHz		2.4	_		
С			48/24 MHz	3	8.3	_		
Р			24/24 MHz		6.4	7		
С			12/12 MHz		4.2	_		
С			1/1 MHz		2.3	_		
Р	Stop mode supply current	SI _{DD}		5	2	105	μA	-40 to 105 °C
Р	no clocks active (except 1 kHz LPO clock) ³		—	3	1.9	95		-40 to 105 °C
С	ADC adder to Stop	_	—	5	86		μA	-40 to 105 °C
С	ADLPC = 1			3	82	—		
	ADLSMP = 1							
	ADCO = 1							
	MODE = 10B							
	ADICLK = 11B							
С	ACMP adder to Stop		_	5	12		μA	-40 to 105 °C
С				3	12	_	1	
С	LVD adder to Stop ⁴	—	—	5	130	—	μA	-40 to 105 °C
С				3	125	_		

Table 5. Supply current characteristics (continued)

1. Data in Typical column was characterized at 5.0 V, 25 $^{\circ}\text{C}$ or is typical recommended value.

2. The Max current is observed at high temperature of 105 °C.

3. RTC adder cause <1 µA I_{DD} increase typically, RTC clock source is 1 kHz LPO clock.

4. LVD is periodically woken up from Stop by 5% duty cycle. The period is equal to or less than 2 ms.

5.1.3 EMC performance

Electromagnetic compatibility (EMC) performance is highly dependent on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation play a significant role in EMC performance. The system designer must consult the following applications notes, available on **nxp.com** for advice and guidance specifically targeted at optimizing EMC performance.

- AN2321: Designing for Board Level Electromagnetic Compatibility
- AN1050: Designing for Electromagnetic Compatibility (EMC) with HCMOS Microcontrollers
- AN1263: Designing for Electromagnetic Compatibility with Single-Chip Microcontrollers

KE04 Sub-Family Data Sheet, Rev. 4, 07/2016

Switching specifications

- AN2764: Improving the Transient Immunity Performance of Microcontroller-Based Applications
- AN1259: System Design and Layout Techniques for Noise Reduction in MCU-Based Systems

5.1.3.1 EMC radiated emissions operating behaviors Table 6. EMC radiated emissions operating behaviors for 80-pin LQFP package

Symbol	Description	Frequency band (MHz)	Тур.	Unit	Notes
V _{RE1}	Radiated emissions voltage, band 1	0.15–50	6	dBµV	1, 2
V _{RE2}	Radiated emissions voltage, band 2	50–150	6	dBµV	•
V _{RE3}	Radiated emissions voltage, band 3	150–500	11	dBµV	
V _{RE4}	Radiated emissions voltage, band 4	500–1000	5	dBµV	
V _{RE_IEC}	IEC level	0.15–1000	N ³	—	2, 4

- Determined according to IEC Standard 61967-1, Integrated Circuits Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method. Measurements were made while the microcontroller was running basic application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.
- 2. $V_{DD} = 5.0 \text{ V}, \text{ T}_{A} = 25 \text{ °C}, \text{ f}_{OSC} = 8 \text{ MHz}$ (crystal), $\text{f}_{SYS} = 40 \text{ MHz}, \text{ f}_{BUS} = 20 \text{ MHz}$
- 3. IEC/SAE Level Maximums: N≤12 dBµV, M≤18 dBµV, K≤30 dBµV, I ≤36 dBµV, H≤42 dBµV.
- 4. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions TEM Cell and Wideband TEM Cell Method

5.2 Switching specifications

5.2.1 Control timing

Num	С	Rating		Symbol	Min	Typical ¹	Max	Unit
1	D	System and core clock	System and core clock		DC	—	48	MHz
2	Р	Bus frequency (t _{cyc} = 1/f _{Bus})		f _{Bus}	DC	—	24	MHz
3	Р	Internal low power oscillator frequency		f _{LPO}	0.67	1.0	1.25	KHz
4	D	External reset pulse width ²		t _{extrst}	1.5 ×	_	—	ns
					t _{cyc}			
5	D	Reset low drive		t _{rstdrv}	$34 imes t_{cyc}$		—	ns
6	D	IRQ pulse width	Asynchronous path ²	t _{ILIH}	100	_	—	ns
	D		Synchronous path ³	t _{IHIL}	1.5 × t _{cyc}			ns

Table 7. Control timing

Table continues on the next page...

Thermal specifications

С	Function	Symbol	Min	Мах	Unit
D	External clock period	t _{TCLK}	4	_	t _{Timer} , 1
D	External clock high time	t _{clkh}	1.5	_	t _{Timer} 1
D	External clock low time	t _{clkl}	1.5	_	t _{Timer} 1
D	Input capture pulse width	t _{ICPW}	1.5		t _{Timer} 1

 Table 8. FTM input timing (continued)

1. $t_{Timer} = 1/f_{Timer}$



Figure 11. Timer external clock



Figure 12. Timer input capture pulse

5.3 Thermal specifications

5.3.1 Thermal operating requirements Table 9. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
TJ	Die junction temperature	-40	125	°C	
T _A	Ambient temperature	-40	105	°C	1

1. Maximum T_A can be exceeded only if the user ensures that T_J does not exceed maximum T_J . The simplest method to determine T_J is: $T_J = T_A + \theta_{JA} x$ chip power dissipation

5.3.2 Thermal characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

Board type	Symbol	Description	64 LQFP	64 QFP	44 LQFP	80 LQFP	Unit	Notes
Single-layer (1S)	R _{θJA}	Thermal resistance, junction to ambient (natural convection)	71	61	75	57	°C/W	1, 2
Four-layer (2s2p)	R _{θJA}	Thermal resistance, junction to ambient (natural convection)	53	47	53	44	°C/W	1, 3
Single-layer (1S)	R _{θJMA}	Thermal resistance, junction to ambient (200 ft./min. air speed)	59	50	62	47	°C/W	1, 3
Four-layer (2s2p)	R _{θJMA}	Thermal resistance, junction to ambient (200 ft./min. air speed)	46	41	47	38	°C/W	1, 3
_	R _{θJB}	Thermal resistance, junction to board	35	32	34	28	°C/W	4
_	R _{θJC}	Thermal resistance, junction to case	20	23	20	15	°C/W	5
	Ψ_{JT}	Thermal characterization parameter, junction to package top outside center (natural convection)	5	8	5	3	°C/W	6

Table 10. Thermal attributes

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

- 2. Per JEDEC JESD51-2 with the single layer board (JESD51-3) horizontal.
- 3. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the solder pad on the bottom of the package. Interface resistance is ignored.
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization.

The average chip-junction temperature (T_J) in °C can be obtained from:

 $T_J = T_A + (P_D \times \theta_{JA})$

KE04 Sub-Family Data Sheet, Rev. 4, 07/2016

Symbol	Description	Min.	Max.	Unit
J11	SWD_CLK high to SWD_DIO data valid	—	35	ns
J12	SWD_CLK high to SWD_DIO high-Z	5	_	ns

Table 11. SWD full voltage range electricals (continued)









6.2 External oscillator (OSC) and ICS characteristics

Table 12.	OSC and ICS	specifications	(temperature rang	ge = -40 to 105	°C ambient)
-----------	-------------	----------------	-------------------	-----------------	-------------

Num	С	Characteristic		Symbol	Min	Typical ¹	Мах	Unit
1	С	Crystal or	Low range (RANGE = 0)	f _{lo}	31.25	32.768	39.0625	kHz
	С	resonator frequency	High range (RANGE = 1)	f _{hi}	4	—	24	MHz

Table continues on the next page...

KE04 Sub-Family Data Sheet, Rev. 4, 07/2016

Characteri stic	Conditions	Symbol	Min	Typ ¹	Max	Unit	Comment
Supply	Absolute	V _{DDA}	2.7	—	5.5	V	—
voltage	Delta to V _{DD} (V _{DD} -V _{DDA})	ΔV_{DDA}	-100	0	+100	mV	—
Input voltage		V _{ADIN}	V _{REFL}	_	V _{REFH}	V	_
Input capacitance		C _{ADIN}	—	4.5	5.5	pF	
Input resistance		R _{ADIN}	_	3	5	kΩ	_
Analog source resistance	12-bit mode ● f _{ADCK} > 4 MHz	R _{AS}	_		2	kΩ	External to MCU
	• f _{ADCK} < 4 MHz			—	5		
	 10-bit mode f_{ADCK} > 4 MHz 		_	_	5		
	• f _{ADCK} < 4 MHz		—	—	10		
	8-bit mode]	_	_	10		
	(all valid f _{ADCK})						
ADC	High speed (ADLPC=0)	f _{ADCK}	0.4	_	8.0	MHz	_
conversion clock frequency	Low power (ADLPC=1)		0.4		4.0		

Table 14. 5 V 12-bit ADC operating conditions (continued)

1. Typical values assume V_{DDA} = 5.0 V, Temp = 25°C, f_{ADCK}=1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.



Figure 16. ADC input impedance equivalency diagram

Peripheral operating requirements and behaviors

Table 15. 12-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$)

Characteristic	Conditions	С	Symbol	Min	Typ ¹	Max	Unit	
Supply current		Т	I _{DDA}	—	133	—	μA	
ADLPC = 1								
ADLSMP = 1								
ADCO = 1								
Supply current		Т	I _{DDA}	_	218	_	μA	
ADLPC = 1								
ADLSMP = 0								
ADCO = 1								
Supply current		Т	I _{DDA}		327	_	μA	
ADLPC = 0								
ADLSMP = 1								
ADCO = 1								
Supply current		Т	I _{DDA}	_	582	990	μA	
ADLPC = 0								
ADLSMP = 0								
ADCO = 1								
Supply current	Stop, reset, module	Т	IDDA		0.011	1	μA	
	off						•	
ADC asynchronous clock source	High speed (ADLPC = 0)	Р	f _{adack}	2	3.3	5	MHz	
	Low power (ADLPC = 1)			1.25	2	3.3		
Conversion time (including sample	Short sample (ADLSMP = 0)	Т	t _{ADC}	_	20	_	ADCK cycles	
time)	Long sample (ADLSMP = 1)			_	40	_		
Sample time	Short sample (ADLSMP = 0)	Т	t _{ADS}	_	3.5	_	ADCK cycles	
	Long sample (ADLSMP = 1)			_	23.5			
Total unadjusted	12-bit mode	С	E _{TUE}	—	±5.0		LSB ³	
Error ²	10-bit mode	С		—	±1.5			
	8-bit mode	С		—	±0.8	—		
Differential Non-	12-bit mode	С	DNL		±1.5	—	LSB ³	
Liniarity	10-bit mode	С			±0.4	—		
	8-bit mode	С		—	±0.15	—		
Integral Non-Linearity	12-bit mode	С	INL		±1.5	—	LSB ³	
	10-bit mode	С			±0.4			
	8-bit mode	С		—	±0.15			
Zero-scale error ⁴	12-bit mode	С	E _{ZS}		±1.0	—	LSB ³	
	10-bit mode	С		—	±0.2	_		

Table continues on the next page...

Peripheral operating requirements and behaviors

chip's reference manual for information about the modified transfer formats used for communicating with slower peripheral devices. All timing is shown with respect to 20% V_{DD} and 80% V_{DD} , unless noted, and 25 pF load on all SPI pins. All timing assumes slew rate control is disabled and high-drive strength is enabled for SPI output pins.

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
1	f _{op}	Frequency of operation	f _{Bus} /2048	f _{Bus} /2	Hz	f _{Bus} is the bus clock
2	t _{SPSCK}	SPSCK period	2 x t _{Bus}	2048 x t _{Bus}	ns	$t_{Bus} = 1/f_{Bus}$
3	t _{Lead}	Enable lead time	1/2		t _{SPSCK}	—
4	t _{Lag}	Enable lag time	1/2		t _{SPSCK}	—
5	t _{WSPSCK}	Clock (SPSCK) high or low time	t _{Bus} – 30	1024 x t _{Bus}	ns	—
6	t _{SU}	Data setup time (inputs)	8		ns	—
7	t _{HI}	Data hold time (inputs)	8		ns	_
8	t _v	Data valid (after SPSCK edge)	—	25	ns	—
9	t _{HO}	Data hold time (outputs)	20		ns	—
10	t _{RI}	Rise time input	—	t _{Bus} – 25	ns	—
	t _{FI}	Fall time input	_			
11	t _{RO}	Rise time output	—	25	ns	—
	t _{FO}	Fall time output				

 Table 17.
 SPI master mode timing



1. If configured as an output.

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 17. SPI master mode timing (CPHA=0)

Peripheral operating requirements and behaviors



1.If configured as output

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 18. SPI master mode timing (CPHA=1)

Nu	Symbol	Description	Min.	Max.	Unit	Comment
1	f _{op}	Frequency of operation	0	f _{Bus} /4	Hz	f _{Bus} is the bus clock as defined in Control timing.
2	t _{SPSCK}	SPSCK period	4 x t _{Bus}	—	ns	$t_{Bus} = 1/f_{Bus}$
3	t _{Lead}	Enable lead time	1	—	t _{Bus}	—
4	t _{Lag}	Enable lag time	1	—	t _{Bus}	-
5	t _{WSPSCK}	Clock (SPSCK) high or low time	t _{Bus} - 30	—	ns	-
6	t _{SU}	Data setup time (inputs)	15	—	ns	—
7	t _{HI}	Data hold time (inputs)	25	—	ns	-
8	t _a	Slave access time	—	t _{Bus}	ns	Time to data active from high-impedance state
9	t _{dis}	Slave MISO disable time	-	t _{Bus}	ns	Hold time to high- impedance state
10	t _v	Data valid (after SPSCK edge)	_	25	ns	—
11	t _{HO}	Data hold time (outputs)	0	_	ns	_
12	t _{RI}	Rise time input	_	t _{Bus} - 25	ns	_
	t _{FI}	Fall time input				
13	t _{RO}	Rise time output	_	25	ns	—
	t _{FO}	Fall time output				

Table 18. SPI slave mode timing











7 Dimensions

7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.



Figure 21. 80-pin LQFP package

Revision history

Figure 23. 44-pin LQFP package

9 Revision history

The following table provides a revision history for this document.

Rev. No.	Date	Substantial Changes
1	12/2013	Initial NDA release.
2	3/2014	Initial public release.
3	5/2014	 Updated the Max. of SI_{DD}. Updated footnote to the V_{OH}. Corrected Unit in the FTM input timing table.
4	07/2016	 Added a new section of Thermal operating requirements. Corrected pinout diagram for 44-pin LQFP in the Device pin assignment.

How to Reach Us:

Home Page: nxp.com

Web Support: nxp.com/support Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, Freescale, the Freescale logo, and Kinetis are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, the ARM powered logo, and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

©2013-2016 NXP B.V.

Document Number MKE04P80M48SF0 Revision 4, 07/2016

