

Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	37
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08pt16avld">https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08pt16avld</a>

- Input/Output
  - Up to 37 GPIOs including one output-only pin
  - One 8-bit keyboard interrupt module (KBI)
  - Two true open-drain output pins
  - Four, ultra-high current sink pins supporting 20 mA source/sink current
- Package options
  - 44-pin LQFP
  - 32-pin LQFP
  - 20-pin SOIC; 20-pin TSSOP
  - 16-pin TSSOP

# Table of Contents

1	Ordering parts.....	4	5.2.2	Debug trace timing specifications.....	17
1.1	Determining valid orderable parts.....	4	5.2.3	FTM module timing.....	18
2	Part identification.....	4	5.3	Thermal specifications.....	19
2.1	Description.....	4	5.3.1	Thermal characteristics.....	19
2.2	Format.....	4	6	Peripheral operating requirements and behaviors.....	19
2.3	Fields.....	4	6.1	External oscillator (XOSC) and ICS characteristics.....	19
2.4	Example.....	5	6.2	NVM specifications.....	21
3	Parameter Classification.....	5	6.3	Analog.....	22
4	Ratings.....	6	6.3.1	ADC characteristics.....	23
4.1	Thermal handling ratings.....	6	6.3.2	Analog comparator (ACMP) electricals.....	25
4.2	Moisture handling ratings.....	6	6.4	Communication interfaces.....	26
4.3	ESD handling ratings.....	6	6.4.1	SPI switching specifications.....	26
4.4	Voltage and current operating ratings.....	6	6.5	Human-machine interfaces (HMI).....	29
5	General.....	7	6.5.1	TSI electrical specifications.....	29
5.1	Nonswitching electrical specifications.....	7	7	Dimensions.....	29
5.1.1	DC characteristics.....	7	7.1	Obtaining package dimensions.....	29
5.1.2	Supply current characteristics.....	14	8	Pinout.....	30
5.1.3	EMC performance.....	15	8.1	Signal multiplexing and pin assignments.....	30
5.2	Switching specifications.....	16	8.2	Device pin assignment.....	32
5.2.1	Control timing.....	16	9	Revision history.....	34

# 1 Ordering parts

## 1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to [freescale.com](http://freescale.com) and perform a part number search for the following device numbers: PT16 and PT8.

# 2 Part identification

## 2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

## 2.2 Format

Part numbers for this device have the following format:

MC 9 S08 PT AA (V) B CC

## 2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
MC	Qualification status	<ul style="list-style-type: none"> <li>MC = fully qualified, general market flow</li> </ul>
9	Memory	<ul style="list-style-type: none"> <li>9 = flash based</li> </ul>
S08	Core	<ul style="list-style-type: none"> <li>S08 = 8-bit CPU</li> </ul>
PT	Device family	<ul style="list-style-type: none"> <li>PT</li> </ul>
AA	Approximate flash size in KB	<ul style="list-style-type: none"> <li>16 = 16 KB</li> <li>8 = 8 KB</li> </ul>
(V)	Mask set version	<ul style="list-style-type: none"> <li>(blank) = Any version</li> <li>A = Rev. 2 or later version, this is recommended for new design</li> </ul>

*Table continues on the next page...*

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ) or the programmable pullup resistor associated with the pin is enabled.

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	Supply voltage	-0.3	6.0	V
$I_{DD}$	Maximum current into $V_{DD}$	—	120	mA
$V_{DIO}$	Digital input voltage (except RESET, EXTAL, XTAL, or true open drain pin PTA2 and PTA3)	-0.3	$V_{DD} + 0.3$	V
	Digital input voltage (true open drain pin PTA2 and PTA3)	-0.3	6	V
$V_{AIO}$	Analog <sup>1</sup> , RESET, EXTAL, and XTAL input voltage	-0.3	$V_{DD} + 0.3$	V
$I_D$	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
$V_{DDA}$	Analog supply voltage	$V_{DD} - 0.3$	$V_{DD} + 0.3$	V

1. All digital I/O pins, except open-drain pin PTA2 and PTA3, are internally clamped to  $V_{SS}$  and  $V_{DD}$ . PTA2 and PTA3 is only clamped to  $V_{SS}$ .

## 5 General

### 5.1 Nonswitching electrical specifications

#### 5.1.1 DC characteristics

This section includes information about power supply requirements and I/O pin characteristics.

**Table 2. DC characteristics**

Symbol	C	Descriptions		Min	Typical <sup>1</sup>	Max	Unit
—	—	Operating voltage		2.7	—	5.5	V
$V_{OH}$	C	Output high voltage	All I/O pins, standard-drive strength	5 V, $I_{load} = -5$ mA	$V_{DD} - 0.8$	—	V
	C			3 V, $I_{load} = -2.5$ mA	$V_{DD} - 0.8$	—	V
	C	High current drive pins, high-drive strength <sup>2</sup>	5 V, $I_{load} = -20$ mA	$V_{DD} - 0.8$	—	V	
	C		3 V, $I_{load} = -10$ mA	$V_{DD} - 0.8$	—	V	

Table continues on the next page...

**Table 2. DC characteristics (continued)**

Symbol	C	Descriptions		Min	Typical <sup>1</sup>	Max	Unit	
I <sub>OHT</sub>	D	Output high current	Max total I <sub>OH</sub> for all ports	5 V	—	—	-100	mA
				3 V	—	—	-50	
V <sub>OL</sub>	C	Output low voltage	All I/O pins, standard-drive strength	5 V, I <sub>load</sub> = 5 mA	—	—	0.8	V
				3 V, I <sub>load</sub> = 2.5 mA	—	—	0.8	V
	C	High current drive pins, high-drive strength <sup>2</sup>	5 V, I <sub>load</sub> = 20 mA	—	—	0.8	V	
			3 V, I <sub>load</sub> = 10 mA	—	—	0.8	V	
I <sub>OLT</sub>	D	Output low current	Max total I <sub>OL</sub> for all ports	5 V	—	—	100	mA
				3 V	—	—	50	
V <sub>IH</sub>	P	Input high voltage	All digital inputs	V <sub>DD</sub> > 4.5V	0.70 × V <sub>DD</sub>	—	—	V
	C			V <sub>DD</sub> > 2.7V	0.75 × V <sub>DD</sub>	—	—	
V <sub>IL</sub>	P	Input low voltage	All digital inputs	V <sub>DD</sub> > 4.5V	—	—	0.30 × V <sub>DD</sub>	V
	C			V <sub>DD</sub> > 2.7V	—	—	0.35 × V <sub>DD</sub>	
V <sub>hys</sub>	C	Input hysteresis	All digital inputs	—	0.06 × V <sub>DD</sub>	—	—	mV
I <sub>inI</sub>	P	Input leakage current	All input only pins (per pin)	V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub>	—	0.1	1	μA
I <sub>ozI</sub>	P	Hi-Z (off-state) leakage current	All input/output (per pin)	V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub>	—	0.1	1	μA
I <sub>ozTOTI</sub>	C	Total leakage combined for all inputs and Hi-Z pins	All input only and I/O	V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub>	—	—	2	μA
R <sub>PU</sub>	P	Pullup resistors	All digital inputs, when enabled (all I/O pins other than PTA2 and PTA3)	—	30.0	—	50.0	kΩ
R <sub>PU</sub> <sup>3</sup>	P	Pullup resistors	PTA2 and PTA3 pin	—	30.0	—	60.0	kΩ
I <sub>IC</sub>	D	DC injection current <sup>4, 5, 6</sup>	Single pin limit	V <sub>IN</sub> < V <sub>SS</sub> , V <sub>IN</sub> > V <sub>DD</sub>	-0.2	—	2	mA
			Total MCU limit, includes sum of all stressed pins		-5	—	25	
C <sub>in</sub>	C	Input capacitance, all pins		—	—	—	7	pF
V <sub>RAM</sub>	C	RAM retention voltage		—	2.0	—	—	V

1. Typical values are measured at 25 °C. Characterized, not tested.
2. Only PTB4, PTB5, PTD0, PTD1 support ultra high current output.
3. The specified resistor value is the actual value internal to the device. The pullup value may appear higher when measured externally on the pin.
4. All functional non-supply pins, except for PTA2 and PTA3, are internally clamped to V<sub>SS</sub> and V<sub>DD</sub>.
5. Input must be current-limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the large one.

6. Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If the positive injection current ( $V_{in} > V_{DD}$ ) is higher than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure that external  $V_{DD}$  load will shunt current higher than maximum injection current when the MCU is not consuming power, such as no system clock is present, or clock rate is very low (which would reduce overall power consumption).

**Table 3. LVD and POR Specification**

Symbol	C	Description	Min	Typ	Max	Unit	
$V_{POR}$	D	POR re-arm voltage <sup>1, 2</sup>	1.5	1.75	2.0	V	
$V_{LVDH}$	C	Falling low-voltage detect threshold - high range (LVDV = 1) <sup>3</sup>	4.2	4.3	4.4	V	
$V_{LVW1H}$	C	Falling low-voltage warning threshold - high range	Level 1 falling (LVWV = 00)	4.3	4.4	4.5	V
$V_{LVW2H}$	C		Level 2 falling (LVWV = 01)	4.5	4.5	4.6	V
$V_{LVW3H}$	C		Level 3 falling (LVWV = 10)	4.6	4.6	4.7	V
$V_{LVW4H}$	C		Level 4 falling (LVWV = 11)	4.7	4.7	4.8	V
$V_{HYSH}$	C	High range low-voltage detect/warning hysteresis	—	100	—	mV	
$V_{LVDL}$	C	Falling low-voltage detect threshold - low range (LVDV = 0)	2.56	2.61	2.66	V	
$V_{LVDW1L}$	C	Falling low-voltage warning threshold - low range	Level 1 falling (LVWV = 00)	2.62	2.7	2.78	V
$V_{LVDW2L}$	C		Level 2 falling (LVWV = 01)	2.72	2.8	2.88	V
$V_{LVDW3L}$	C		Level 3 falling (LVWV = 10)	2.82	2.9	2.98	V
$V_{LVDW4L}$	C		Level 4 falling (LVWV = 11)	2.92	3.0	3.08	V
$V_{HYSDL}$	C	Low range low-voltage detect hysteresis	—	40	—	mV	
$V_{HYSWL}$	C	Low range low-voltage warning hysteresis	—	80	—	mV	
$V_{BG}$	P	Buffered bandgap output <sup>4</sup>	1.14	1.16	1.18	V	

1. Maximum is highest voltage that POR is guaranteed.
2. POR ramp time must be longer than 20us/V to get a stable startup.
3. Rising thresholds are falling threshold + hysteresis.
4. Voltage factory trimmed at  $V_{DD} = 5.0$  V, Temp = 25 °C




Figure 1. Typical I<sub>OH</sub> Vs. V<sub>DD</sub>-V<sub>OH</sub> (standard drive strength) (V<sub>DD</sub> = 5 V)




Figure 2. Typical I<sub>OH</sub> Vs. V<sub>DD</sub>-V<sub>OH</sub> (standard drive strength) (V<sub>DD</sub> = 3 V)




Figure 3. Typical  $I_{OH}$  Vs.  $V_{DD}-V_{OH}$  (high drive strength) ( $V_{DD} = 5V$ )




Figure 4. Typical  $I_{OH}$  Vs.  $V_{DD}-V_{OH}$  (high drive strength) ( $V_{DD} = 3V$ )

## 5.1.2 Supply current characteristics

This section includes information about power supply current in various operating modes.

**Table 4. Supply current characteristics**

Num	C	Parameter	Symbol	Bus Freq	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max	Unit	Temp
1	C	Run supply current FEI mode, all modules on; run from flash	R <sub>I</sub> DD	20 MHz	5	7.60	—	mA	-40 to 105 °C
	C			10 MHz		4.65	—		
	C			1 MHz		1.90	—		
	C			20 MHz	3	7.05	—		
	C			10 MHz		4.40	—		
	C			1 MHz		1.85	—		
2	C	Run supply current FEI mode, all modules off & gated; run from flash	R <sub>I</sub> DD	20 MHz	5	5.88	—	mA	-40 to 105 °C
	C			10 MHz		3.70	—		
	C			1 MHz		1.85	—		
	C			20 MHz	3	5.35	—		
	C			10 MHz		3.42	—		
	C			1 MHz		1.80	—		
3	P	Run supply current FBE mode, all modules on; run from RAM	R <sub>I</sub> DD	20 MHz	5	10.9	14.0	mA	-40 to 105 °C
	C			10 MHz		6.10	—		
	C			1 MHz		1.69	—		
	C			20 MHz	3	8.18	—		
	C			10 MHz		5.14	—		
	C			1 MHz		1.44	—		
4	P	Run supply current FBE mode, all modules off & gated; run from RAM	R <sub>I</sub> DD	20 MHz	5	8.50	13.0	mA	-40 to 105 °C
	C			10 MHz		5.07	—		
	C			1 MHz		1.59	—		
	C			20 MHz	3	6.11	—		
	C			10 MHz		4.10	—		
	C			1 MHz		1.34	—		
5	C	Wait mode current FEI mode, all modules on	W <sub>I</sub> DD	20 MHz	5	5.95	—	mA	-40 to 105 °C
	C			10 MHz		3.50	—		
	C			1 MHz		1.24	—		
	C			20 MHz	3	5.45	—		
	C			10 MHz		3.25	—		
	C			1 MHz		1.20	—		
6	C	Stop3 mode supply current no clocks active (except 1kHz LPO clock) <sup>2,3</sup>	S3 <sub>I</sub> DD	—	5	4.6	—	μA	-40 to 105 °C
	C			—	3	4.5	—		-40 to 105 °C
7	C	ADC adder to stop3	—	—	5	40	—	μA	-40 to 105 °C

Table continues on the next page...

**Table 4. Supply current characteristics (continued)**

Num	C	Parameter	Symbol	Bus Freq	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max	Unit	Temp
	C	ADLPC = 1 ADLSMP = 1 ADCO = 1 MODE = 10B ADICLK = 11B			3	39	—		
8	C	TSI adder to stop3 <sup>4</sup>	—	—	5	121	—	μA	-40 to 105 °C
	C	PS = 010B NSCN = 0x0F EXTCHRG = 0 REFCHRG = 0 DVOLT = 01B			3	120	—		
9	C	LVD adder to stop3 <sup>5</sup>	—	—	5	128	—	μA	-40 to 105 °C
	C				3	124	—		

1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
2. RTC adder cause <1 μA I<sub>DD</sub> increase typically, RTC clock source is 1kHz LPO clock.
3. ACMP adder cause <10 μA I<sub>DD</sub> increase typically.
4. The current varies with TSI configuration and capacity of touch electrode. Please refer to [TSI electrical specifications](#).
5. LVD is periodically woken up from stop3 by 5% duty cycle. The period is equal to or less than 2 ms.

### 5.1.3 EMC performance

Electromagnetic compatibility (EMC) performance is highly dependent on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as [AN2321](#), [AN1050](#), [AN1263](#), [AN2764](#), and [AN1259](#) for advice and guidance specifically targeted at optimizing EMC performance.

#### 5.1.3.1 EMC radiated emissions operating behaviors

**Table 5. EMC radiated emissions operating behaviors for 44-pin LQFP package**

Symbol	Description	Frequency band (MHz)	Typ.	Unit	Notes
V <sub>RE1</sub>	Radiated emissions voltage, band 1	0.15–50	8	dBμV	1, 2
V <sub>RE2</sub>	Radiated emissions voltage, band 2	50–150	8		
V <sub>RE3</sub>	Radiated emissions voltage, band 3	150–500	8		
V <sub>RE4</sub>	Radiated emissions voltage, band 4	500–1000	5		
V <sub>RE_IEC</sub>	IEC level	0.15–1000	N	—	2, 3

## Switching specifications

1. Determined according to IEC Standard 61967-1, *Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions* and IEC Standard 61967-2, *Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method*. Measurements were made while the microcontroller was running basic application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.
2.  $V_{DD} = 5.0\text{ V}$ ,  $T_A = 25\text{ °C}$ ,  $f_{OSC} = 10\text{ MHz}$  (crystal),  $f_{SYS} = 20\text{ MHz}$ ,  $f_{BUS} = 20\text{ MHz}$
3. Specified according to Annex D of IEC Standard 61967-2, *Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method*

## 5.2 Switching specifications

### 5.2.1 Control timing

Table 6. Control timing


Num	C	Rating		Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	P	Bus frequency ( $t_{cyc} = 1/f_{Bus}$ )		$f_{Bus}$	DC	—	20	MHz
2	C	Internal low power oscillator frequency		$f_{LPO}$	—	1.0	—	KHz
3	D	External reset pulse width <sup>2</sup>		$t_{extrst}$	$1.5 \times t_{cyc}$	—	—	ns
4	D	Reset low drive		$t_{rstdrv}$	$34 \times t_{cyc}$	—	—	ns
5	D	BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes		$t_{MSSU}$	500	—	—	ns
6	D	BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes <sup>3</sup>		$t_{MSH}$	100	—	—	ns
7	D	IRQ pulse width	Asynchronous path <sup>2</sup>	$t_{LIH}$	100	—	—	ns
	D		Synchronous path <sup>4</sup>	$t_{HIL}$	$1.5 \times t_{cyc}$	—	—	ns
8	D	Keyboard interrupt pulse width	Asynchronous path <sup>2</sup>	$t_{LIH}$	100	—	—	ns
	D		Synchronous path	$t_{HIL}$	$1.5 \times t_{cyc}$	—	—	ns
9	C	Port rise and fall time - standard drive strength (load = 50 pF) <sup>5</sup>	—	$t_{Rise}$	—	10.2	—	ns
	C		—	$t_{Fall}$	—	9.5	—	ns
	C	Port rise and fall time - high drive strength (load = 50 pF) <sup>5</sup>	—	$t_{Rise}$	—	5.4	—	ns
	C		—	$t_{Fall}$	—	4.6	—	ns

1. Typical values are based on characterization data at  $V_{DD} = 5.0\text{ V}$ ,  $25\text{ °C}$  unless otherwise stated.
2. This is the shortest pulse that is guaranteed to be recognized as a reset pin request.
3. To enter BDM mode following a POR, BKGD/MS must be held low during the powerup and for a hold time of  $t_{MSH}$  after  $V_{DD}$  rises above  $V_{LVD}$ .
4. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.
5. Timing is shown with respect to 20%  $V_{DD}$  and 80%  $V_{DD}$  levels. Temperature range  $-40\text{ °C}$  to  $105\text{ °C}$ .

**Table 10. XOSC and ICS specifications (temperature range = -40 to 105 °C ambient)  
(continued)**

Num	C	Characteristic	Symbol	Min	Typical <sup>1</sup>	Max	Unit
13	C	Long term jitter of DCO output clock (averaged over 2 ms interval) <sup>8</sup>	$C_{\text{Jitter}}$	—	0.02	0.2	% $f_{\text{dco}}$

1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
2. When ICS is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.
3. See crystal or resonator manufacturer's recommendation.
4. Load capacitors ( $C_1, C_2$ ), feedback resistor ( $R_F$ ) and series resistor ( $R_S$ ) are incorporated internally when RANGE = HGO = 0.
5. This parameter is characterized and not tested on each device.
6. Proper PC board layout procedures must be followed to achieve specifications.
7. This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
8. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum  $f_{\text{Bus}}$ . Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via  $V_{\text{DD}}$  and  $V_{\text{SS}}$  and variation in crystal oscillator frequency increase the  $C_{\text{Jitter}}$  percentage for a given interval.


**Figure 15. Typical crystal or resonator circuit**

## 6.2 NVM specifications

This section provides details about program/erase times and program/erase endurance for the flash and EEPROM memories.

**Table 11. Flash characteristics**

C	Characteristic	Symbol	Min <sup>1</sup>	Typical <sup>2</sup>	Max <sup>3</sup>	Unit <sup>4</sup>
D	Supply voltage for program/erase -40 °C to 105 °C	$V_{\text{prog/erase}}$	2.7	—	5.5	V
D	Supply voltage for read operation	$V_{\text{Read}}$	2.7	—	5.5	V

Table continues on the next page...

## 6.3 Analog

### 6.3.1 ADC characteristics

Table 12. 5 V 12-bit ADC operating conditions

Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
Supply voltage	Absolute	$V_{DDA}$	2.7	—	5.5	V	—
	Delta to $V_{DD}$ ( $V_{DD}-V_{DDAD}$ )	$\Delta V_{DDA}$	-100	0	+100	mV	
Ground voltage	Delta to $V_{SS}$ ( $V_{SS}-V_{SSA}$ ) <sup>2</sup>	$\Delta V_{SSA}$	-100	0	+100	mV	
Input voltage		$V_{ADIN}$	$V_{REFL}$	—	$V_{REFH}$	V	
Input capacitance		$C_{ADIN}$	—	4.5	5.5	pF	
Input resistance		$R_{ADIN}$	—	3	5	k $\Omega$	—
Analog source resistance	12-bit mode	$R_{AS}$	—	—	2	k $\Omega$	External to MCU
	• $f_{ADCK} > 4$ MHz		—	—	5		
	• $f_{ADCK} < 4$ MHz		—	—	5		
10-bit mode	—	—	5	k $\Omega$	External to MCU		
• $f_{ADCK} > 4$ MHz	—	—	10				
• $f_{ADCK} < 4$ MHz	—	—	10				
8-bit mode (all valid $f_{ADCK}$ )							
ADC conversion clock frequency	High speed (ADLPC=0)	$f_{ADCK}$	0.4	—	8.0	MHz	—
	Low power (ADLPC=1)		0.4	—	4.0		

1. Typical values assume  $V_{DDA} = 5.0$  V, Temp = 25°C,  $f_{ADCK}=1.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
2. DC potential difference.


**Table 13. 12-bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)**

Characteristic	Conditions	C	Symb	Min	Typ <sup>1</sup>	Max	Unit
	Low power (ADLPC = 1)			1.25	2	3.3	
Conversion time (including sample time)	Short sample (ADLSMP = 0)	T	$t_{ADC}$	—	20	—	ADCK cycles
	Long sample (ADLSMP = 1)			—	40	—	
Sample time	Short sample (ADLSMP = 0)	T	$t_{ADS}$	—	3.5	—	ADCK cycles
	Long sample (ADLSMP = 1)			—	23.5	—	
Total unadjusted Error <sup>2</sup>	12-bit mode	T	$E_{TUE}$	—	±5.0	—	LSB <sup>3</sup>
	10-bit mode	P		—	±1.5	±2.0	
	8-bit mode	P		—	±0.7	±1.0	
Differential Non-Linearity	12-bit mode	T	DNL	—	±1.0	—	LSB <sup>3</sup>
	10-bit mode <sup>4</sup>	P		—	±0.25	±0.5	
	8-bit mode <sup>4</sup>	P		—	±0.15	±0.25	
Integral Non-Linearity	12-bit mode	T	INL	—	±1.0	—	LSB <sup>3</sup>
	10-bit mode	T		—	±0.3	±0.5	
	8-bit mode	T		—	±0.15	±0.25	
Zero-scale error <sup>5</sup>	12-bit mode	C	$E_{ZS}$	—	±2.0	—	LSB <sup>3</sup>
	10-bit mode	P		—	±0.25	±1.0	
	8-bit mode	P		—	±0.65	±1.0	
Full-scale error <sup>6</sup>	12-bit mode	T	$E_{FS}$	—	±2.5	—	LSB <sup>3</sup>
	10-bit mode	T		—	±0.5	±1.0	
	8-bit mode	T		—	±0.5	±1.0	
Quantization error	≤12 bit modes	D	$E_Q$	—	—	±0.5	LSB <sup>3</sup>
Input leakage error <sup>7</sup>	all modes	D	$E_{IL}$	$I_{in} * R_{AS}$			mV
Temp sensor slope	-40°C– 25°C	D	m	—	3.266	—	mV/°C
	25°C– 125°C			—	3.638	—	
Temp sensor voltage	25°C	D	$V_{TEMP25}$	—	1.396	—	V


1. Typical values assume  $V_{DDA} = 5.0$  V, Temp = 25°C,  $f_{ADCK} = 1.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
2. Includes quantization.
3.  $1 \text{ LSB} = (V_{REFH} - V_{REFL})/2^N$
4. Monotonicity and no-missing-codes guaranteed in 10-bit and 8-bit modes
5.  $V_{ADIN} = V_{SSA}$
6.  $V_{ADIN} = V_{DDA}$
7.  $I_{in}$  = leakage current (refer to DC characteristics)

**Table 15. SPI master mode timing (continued)**

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
	$t_{FI}$	Fall time input				
11	$t_{RO}$	Rise time output	—	25	ns	—
	$t_{FO}$	Fall time output				



1. If configured as an output.
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.


**Figure 17. SPI master mode timing (CPHA=0)**


1. If configured as output
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

**Figure 18. SPI master mode timing (CPHA=1)**

**Table 16. SPI slave mode timing**

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
1	$f_{op}$	Frequency of operation	0	$f_{BUS}/4$	Hz	$f_{BUS}$ is the bus clock as defined in .
2	$t_{SPSCK}$	SPSCK period	$4 \times t_{BUS}$	—	ns	$t_{BUS} = 1/f_{BUS}$
3	$t_{Lead}$	Enable lead time	1	—	$t_{BUS}$	—
4	$t_{Lag}$	Enable lag time	1	—	$t_{BUS}$	—
5	$t_{WSPSCK}$	Clock (SPSCK) high or low time	$t_{BUS} - 30$	—	ns	—
6	$t_{SU}$	Data setup time (inputs)	15	—	ns	—
7	$t_{HI}$	Data hold time (inputs)	25	—	ns	—
8	$t_a$	Slave access time	—	$t_{BUS}$	ns	Time to data active from high-impedance state
9	$t_{dis}$	Slave MISO disable time	—	$t_{BUS}$	ns	Hold time to high-impedance state
10	$t_v$	Data valid (after SPSCK edge)	—	25	ns	—
11	$t_{HO}$	Data hold time (outputs)	0	—	ns	—
12	$t_{RI}$	Rise time input	—	$t_{BUS} - 25$	ns	—
	$t_{FI}$	Fall time input				
13	$t_{RO}$	Rise time output	—	25	ns	—
	$t_{FO}$	Fall time output				



NOTE: Not defined

**Figure 19. SPI slave mode timing (CPHA = 0)**

To find a package drawing, go to [freescale.com](http://freescale.com) and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
16-pin TSSOP	98ASH70247A
20-pin SOIC	98ASB42343B
20-pin TSSOP	98ASH70169A
32-pin LQFP	98ASH70029A
44-pin LQFP	98ASS23225W

## 8 Pinout

### 8.1 Signal multiplexing and pin assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.


**Table 18. Pin availability by package pin-count**

Pin Number				Lowest Priority <-- --> Highest				
44-LQFP	32-LQFP	20-TSSOP	16-TSSOP	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
1	1	—	—	PTD1 <sup>1</sup>	—	FTM2CH3	—	—
2	2	—	—	PTD0 <sup>1</sup>	—	FTM2CH2	—	—
3	—	—	—	PTE4	—	TCLK2	—	—
4	—	—	—	PTE3	—	BUSOUT	—	—
5	3	3	3	—	—	—	—	V <sub>DD</sub>
6	4	—	—	—	—	—	V <sub>DDA</sub>	V <sub>REFH</sub>
7	5	—	—	—	—	—	V <sub>SSA</sub>	V <sub>REFL</sub>
8	6	4	4	—	—	—	—	V <sub>SS</sub>
9	7	5	5	PTB7	—	—	SCL	EXTAL
10	8	6	6	PTB6	—	—	SDA	XTAL
11	—	—	—	—	—	—	—	V <sub>SS</sub>
12	9	7	7	PTB5 <sup>1</sup>	—	FTM2CH5	$\overline{SS0}$	—
13	10	8	8	PTB4 <sup>1</sup>	—	FTM2CH4	MISO0	—
14	11	9	—	PTC3	—	FTM2CH3	ADP11	TSI9
15	12	10	—	PTC2	—	FTM2CH2	ADP10	TSI8
16	—	—	—	PTD7	—	—	—	—
17	—	—	—	PTD6	—	—	—	—

Table continues on the next page...

already enabled can cause spurious edges to the lower priority module. Disable all modules that share a pin before enabling another module.


## 8.2 Device pin assignment



Pins in **bold** are not available on less pin-count packages.

- 1. High source/sink current pins
- 2. True open drain pins


**Figure 21. MC9S08PT16 44-pin LQFP package**



Pins in **bold** are not available on less pin-count packages.

1. High source/sink current pins
2. True open drain pins


**Figure 22. MC9S08PT16 32-pin LQFP package**



Pins in **bold** are not available on less pin-count packages.

1. High source/sink current pins
2. True open drain pins

**Figure 23. MC9S08PT16 20-pin SOIC and TSSOP package**



Pins in **bold** are not available on less pin-count packages.

- 1. High source/sink current pins
- 2. True open drain pins

**Figure 24. MC9S08PT16 16-pin TSSOP package**

## 9 Revision history

The following table provides a revision history for this document.

**Table 19. Revision history**

Rev. No.	Date	Substantial Changes
1	7/2012	Initial public release
2	09/2014	<ul style="list-style-type: none"> <li>• Updated <math>V_{OH}</math> and <math>V_{OL}</math> in <a href="#">DC characteristics</a></li> <li>• Added footnote on the <math>S3I_{DD}</math> in <a href="#">Supply current characteristics</a></li> <li>• Added <a href="#">EMC radiated emissions operating behaviors</a></li> <li>• Updated the typical of <math>f_{int\_t}</math> to 31.25 kHz and updated footnote to <math>t_{Acquire}</math> in <a href="#">External oscillator (XOSC) and ICS characteristics</a></li> <li>• Updated the assumption for all the timing values in <a href="#">SPI switching specifications</a></li> <li>• Updated the rating descriptions for <math>t_{Rise}</math> and <math>t_{Fall}</math> in <a href="#">Control timing</a></li> <li>• Updated the part number format to add new field for new part numbers in <a href="#">Fields</a></li> </ul>
3	06/2015	<ul style="list-style-type: none"> <li>• Corrected the Min. of the <math>t_{extrst}</math> in <a href="#">Control timing</a></li> <li>• Updated <a href="#">Thermal characteristics</a> to add footnote to the <math>T_A</math> and removed redundant information. Updated the symbol of <math>\theta_{JA}</math> to <math>R_{\theta JA}</math>.</li> </ul>