



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | S08   |
| Core Size                  | 8-Bit   |
| Speed                      | 20MHz   |
| Connectivity               | I <sup>2</sup> C, LINbus, SPI, UART/USART   |
| Peripherals                | LVD, POR, PWM, WDT  |
| Number of I/O              | 18  |
| Program Memory Size        | 8KB (8K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 256 x 8   |
| RAM Size                   | 2K x 8  |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V   |
| Data Converters            | A/D 12x12b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 105°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 20-TSSOP (0.173", 4.40mm Width)   |
| Supplier Device Package    | 20-TSSOP  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08pt8avtj">https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08pt8avtj</a> |

# 1 Ordering parts

## 1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to [freescale.com](http://freescale.com) and perform a part number search for the following device numbers: PT16 and PT8.

# 2 Part identification

## 2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

## 2.2 Format

Part numbers for this device have the following format:

MC 9 S08 PT AA (V) B CC

## 2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

| Field | Description                  | Values   |
|-------|------------------------------|--|
| MC    | Qualification status         | <ul style="list-style-type: none"> <li>MC = fully qualified, general market flow</li> </ul>  |
| 9     | Memory                       | <ul style="list-style-type: none"> <li>9 = flash based</li> </ul>  |
| S08   | Core                         | <ul style="list-style-type: none"> <li>S08 = 8-bit CPU</li> </ul>  |
| PT    | Device family                | <ul style="list-style-type: none"> <li>PT</li> </ul>   |
| AA    | Approximate flash size in KB | <ul style="list-style-type: none"> <li>16 = 16 KB</li> <li>8 = 8 KB</li> </ul>   |
| (V)   | Mask set version             | <ul style="list-style-type: none"> <li>(blank) = Any version</li> <li>A = Rev. 2 or later version, this is recommended for new design</li> </ul> |

Table continues on the next page...

| Field | Description                      | Values   |
|-------|----------------------------------|--|
| B     | Operating temperature range (°C) | <ul style="list-style-type: none"> <li>• V = -40 to 105</li> </ul>   |
| CC    | Package designator               | <ul style="list-style-type: none"> <li>• LD = 44-LQFP</li> <li>• LC = 32-LQFP</li> <li>• TJ = 20-TSSOP</li> <li>• WJ = 20-SOIC</li> <li>• TG = 16-TSSOP</li> </ul> |

## 2.4 Example

This is an example part number:

MC9S08PT16VLD

## 3 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

**Table 1. Parameter Classifications**

|   |  |
|---|--|
| P | Those parameters are guaranteed during production testing on each individual device.   |
| C | Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.  |
| T | Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category. |
| D | Those parameters are derived mainly from simulations.  |

### NOTE

The classification is shown in the column labeled “C” in the parameter tables where appropriate.

## 4 Ratings

### 4.1 Thermal handling ratings

| Symbol           | Description                   | Min. | Max. | Unit | Notes |
|------------------|-------------------------------|------|------|------|-------|
| T <sub>STG</sub> | Storage temperature           | -55  | 150  | °C   | 1     |
| T <sub>SDR</sub> | Solder temperature, lead-free | —    | 260  | °C   | 2     |

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.
2. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

### 4.2 Moisture handling ratings

| Symbol | Description                | Min. | Max. | Unit | Notes |
|--------|----------------------------|------|------|------|-------|
| MSL    | Moisture sensitivity level | —    | 3    | —    | 1     |

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

### 4.3 ESD handling ratings

| Symbol           | Description   | Min.  | Max.  | Unit | Notes |
|------------------|---|-------|-------|------|-------|
| V <sub>HBM</sub> | Electrostatic discharge voltage, human body model     | -6000 | +6000 | V    | 1     |
| V <sub>CDM</sub> | Electrostatic discharge voltage, charged-device model | -500  | +500  | V    | 2     |
| I <sub>LAT</sub> | Latch-up current at ambient temperature of 105°C      | -100  | +100  | mA   |       |

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
2. Determined according to JEDEC Standard JESD22-C101, *Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components*.

### 4.4 Voltage and current operating ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in below table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this document.




Figure 3. Typical I<sub>OH</sub> Vs. V<sub>DD</sub>-V<sub>OH</sub> (high drive strength) (V<sub>DD</sub> = 5 V)




Figure 4. Typical I<sub>OH</sub> Vs. V<sub>DD</sub>-V<sub>OH</sub> (high drive strength) (V<sub>DD</sub> = 3 V)




Figure 7. Typical  $I_{OL}$  Vs.  $V_{OL}$  (high drive strength) ( $V_{DD} = 5\text{ V}$ )




Figure 8. Typical  $I_{OL}$  Vs.  $V_{OL}$  (high drive strength) ( $V_{DD} = 3\text{ V}$ )

**Table 4. Supply current characteristics (continued)**

| Num | C | Parameter   | Symbol | Bus Freq | V <sub>DD</sub> (V) | Typical <sup>1</sup> | Max | Unit | Temp          |
|-----|---|---|--------|----------|---------------------|----------------------|-----|------|---------------|
|     | C | ADLPC = 1<br>ADLSMP = 1<br>ADCO = 1<br>MODE = 10B<br>ADICLK = 11B     |        |          | 3                   | 39                   | —   |      |               |
| 8   | C | TSI adder to stop3 <sup>4</sup>                                       | —      | —        | 5                   | 121                  | —   | μA   | -40 to 105 °C |
|     | C | PS = 010B<br>NSCN = 0x0F<br>EXTCHRG = 0<br>REFCHRG = 0<br>DVOLT = 01B |        |          | 3                   | 120                  | —   |      |               |
| 9   | C | LVD adder to stop3 <sup>5</sup>                                       | —      | —        | 5                   | 128                  | —   | μA   | -40 to 105 °C |
|     | C |   |        |          | 3                   | 124                  | —   |      |               |

1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
2. RTC adder cause <1 μA I<sub>DD</sub> increase typically, RTC clock source is 1kHz LPO clock.
3. ACMP adder cause <10 μA I<sub>DD</sub> increase typically.
4. The current varies with TSI configuration and capacity of touch electrode. Please refer to [TSI electrical specifications](#).
5. LVD is periodically woken up from stop3 by 5% duty cycle. The period is equal to or less than 2 ms.

### 5.1.3 EMC performance

Electromagnetic compatibility (EMC) performance is highly dependent on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as [AN2321](#), [AN1050](#), [AN1263](#), [AN2764](#), and [AN1259](#) for advice and guidance specifically targeted at optimizing EMC performance.

#### 5.1.3.1 EMC radiated emissions operating behaviors

**Table 5. EMC radiated emissions operating behaviors for 44-pin LQFP package**

| Symbol              | Description                        | Frequency band (MHz) | Typ. | Unit | Notes |
|---------------------|------------------------------------|----------------------|------|------|-------|
| V <sub>RE1</sub>    | Radiated emissions voltage, band 1 | 0.15–50              | 8    | dBμV | 1, 2  |
| V <sub>RE2</sub>    | Radiated emissions voltage, band 2 | 50–150               | 8    | dBμV |       |
| V <sub>RE3</sub>    | Radiated emissions voltage, band 3 | 150–500              | 8    | dBμV |       |
| V <sub>RE4</sub>    | Radiated emissions voltage, band 4 | 500–1000             | 5    | dBμV |       |
| V <sub>RE_IEC</sub> | IEC level                          | 0.15–1000            | N    | —    | 2, 3  |




Figure 12. Trace data specifications

### 5.2.3 FTM module timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Table 8. FTM input timing

| No. | C | Function                  | Symbol     | Min | Max         | Unit      |
|-----|---|---------------------------|------------|-----|-------------|-----------|
| 1   | D | External clock frequency  | $f_{TCLK}$ | 0   | $f_{Bus}/4$ | Hz        |
| 2   | D | External clock period     | $t_{TCLK}$ | 4   | —           | $t_{cyc}$ |
| 3   | D | External clock high time  | $t_{clkh}$ | 1.5 | —           | $t_{cyc}$ |
| 4   | D | External clock low time   | $t_{clkl}$ | 1.5 | —           | $t_{cyc}$ |
| 5   | D | Input capture pulse width | $t_{ICPW}$ | 1.5 | —           | $t_{cyc}$ |




Figure 13. Timer external clock




Figure 14. Timer input capture pulse



## 5.3 Thermal specifications

### 5.3.1 Thermal characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

**Table 9. Thermal characteristics**

| Rating                                 | Symbol             | Value                     | Unit |
|--|--------------------|---------------------------|------|
| Operating temperature range (packaged) | $T_A$ <sup>1</sup> | $T_L$ to $T_H$ -40 to 105 | °C   |
| Junction temperature range             | $T_J$              | -40 to 150                | °C   |
| Thermal resistance single-layer board  |                    |                           |      |
| 44-pin LQFP                            | $R_{\theta JA}$    | 76                        | °C/W |
| 32-pin LQFP                            | $R_{\theta JA}$    | 88                        | °C/W |
| 20-pin SOIC                            | $R_{\theta JA}$    | 82                        | °C/W |
| 20-pin TSSOP                           | $R_{\theta JA}$    | 116                       | °C/W |
| 16-pin TSSOP                           | $R_{\theta JA}$    | 130                       | °C/W |
| Thermal resistance four-layer board    |                    |                           |      |
| 44-pin LQFP                            | $R_{\theta JA}$    | 54                        | °C/W |
| 32-pin LQFP                            | $R_{\theta JA}$    | 59                        | °C/W |
| 20-pin SOIC                            | $R_{\theta JA}$    | 54                        | °C/W |
| 20-pin TSSOP                           | $R_{\theta JA}$    | 76                        | °C/W |
| 16-pin TSSOP                           | $R_{\theta JA}$    | 87                        | °C/W |


- Maximum  $T_A$  can be exceeded only if the user ensures that  $T_J$  does not exceed the maximum. The simplest method to determine  $T_J$  is:  $T_J = T_A + R_{\theta JA} \times \text{chip power dissipation}$ .

## 6 Peripheral operating requirements and behaviors

**Table 10. XOSC and ICS specifications (temperature range = -40 to 105 °C ambient)  
(continued)**

| Num | C | Characteristic  | Symbol       | Min | Typical <sup>1</sup> | Max | Unit        |
|-----|---|---|--------------|-----|----------------------|-----|-------------|
| 13  | C | Long term jitter of DCO output clock (averaged over 2 ms interval) <sup>8</sup> | $C_{Jitter}$ | —   | 0.02                 | 0.2 | % $f_{dco}$ |

1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
2. When ICS is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.
3. See crystal or resonator manufacturer's recommendation.
4. Load capacitors ( $C_1, C_2$ ), feedback resistor ( $R_F$ ) and series resistor ( $R_S$ ) are incorporated internally when RANGE = HGO = 0.
5. This parameter is characterized and not tested on each device.
6. Proper PC board layout procedures must be followed to achieve specifications.
7. This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
8. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum  $f_{Bus}$ . Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via  $V_{DD}$  and  $V_{SS}$  and variation in crystal oscillator frequency increase the  $C_{Jitter}$  percentage for a given interval.



**Figure 15. Typical crystal or resonator circuit**

## 6.2 NVM specifications

This section provides details about program/erase times and program/erase endurance for the flash and EEPROM memories.

**Table 11. Flash characteristics**

| C | Characteristic                                    | Symbol           | Min <sup>1</sup> | Typical <sup>2</sup> | Max <sup>3</sup> | Unit <sup>4</sup> |
|---|---|------------------|------------------|----------------------|------------------|-------------------|
| D | Supply voltage for program/erase -40 °C to 105 °C | $V_{prog/erase}$ | 2.7              | —                    | 5.5              | V                 |
| D | Supply voltage for read operation                 | $V_{Read}$       | 2.7              | —                    | 5.5              | V                 |

Table continues on the next page...

**Table 11. Flash characteristics (continued)**

| C | Characteristic  | Symbol               | Min <sup>1</sup> | Typical <sup>2</sup> | Max <sup>3</sup> | Unit <sup>4</sup> |
|---|---|----------------------|------------------|----------------------|------------------|-------------------|
| D | NVM Bus frequency   | $f_{\text{NVMBUS}}$  | 1                | —                    | 25               | MHz               |
| D | NVM Operating frequency   | $f_{\text{NVMOP}}$   | 0.8              | 1                    | 1.05             | MHz               |
| D | Erase Verify All Blocks   | $t_{\text{VFYALL}}$  | —                | —                    | 17338            | $t_{\text{cyc}}$  |
| D | Erase Verify Flash Block  | $t_{\text{RD1BLK}}$  | —                | —                    | 16913            | $t_{\text{cyc}}$  |
| D | Erase Verify EEPROM Block   | $t_{\text{RD1BLK}}$  | —                | —                    | 810              | $t_{\text{cyc}}$  |
| D | Erase Verify Flash Section  | $t_{\text{RD1SEC}}$  | —                | —                    | 484              | $t_{\text{cyc}}$  |
| D | Erase Verify EEPROM Section   | $t_{\text{DRD1SEC}}$ | —                | —                    | 555              | $t_{\text{cyc}}$  |
| D | Read Once   | $t_{\text{RDONCE}}$  | —                | —                    | 450              | $t_{\text{cyc}}$  |
| D | Program Flash (2 word)  | $t_{\text{PGM2}}$    | 0.12             | 0.12                 | 0.29             | ms                |
| D | Program Flash (4 word)  | $t_{\text{PGM4}}$    | 0.20             | 0.21                 | 0.46             | ms                |
| D | Program Once  | $t_{\text{PGMONCE}}$ | 0.20             | 0.21                 | 0.21             | ms                |
| D | Program EEPROM (1 Byte)   | $t_{\text{DPGM1}}$   | 0.10             | 0.10                 | 0.27             | ms                |
| D | Program EEPROM (2 Byte)   | $t_{\text{DPGM2}}$   | 0.17             | 0.18                 | 0.43             | ms                |
| D | Program EEPROM (3 Byte)   | $t_{\text{DPGM3}}$   | 0.25             | 0.26                 | 0.60             | ms                |
| D | Program EEPROM (4 Byte)   | $t_{\text{DPGM4}}$   | 0.32             | 0.33                 | 0.77             | ms                |
| D | Erase All Blocks  | $t_{\text{ERSALL}}$  | 96.01            | 100.78               | 101.49           | ms                |
| D | Erase Flash Block   | $t_{\text{ERSBLK}}$  | 95.98            | 100.75               | 101.44           | ms                |
| D | Erase Flash Sector  | $t_{\text{ERSPG}}$   | 19.10            | 20.05                | 20.08            | ms                |
| D | Erase EEPROM Sector   | $t_{\text{DERSPG}}$  | 4.81             | 5.05                 | 20.57            | ms                |
| D | Unsecure Flash  | $t_{\text{UNSECU}}$  | 96.01            | 100.78               | 101.48           | ms                |
| D | Verify Backdoor Access Key  | $t_{\text{VFYKEY}}$  | —                | —                    | 464              | $t_{\text{cyc}}$  |
| D | Set User Margin Level   | $t_{\text{MLOADU}}$  | —                | —                    | 407              | $t_{\text{cyc}}$  |
| C | FLASH Program/erase endurance $T_L$ to $T_H = -40\text{ }^{\circ}\text{C}$ to $105\text{ }^{\circ}\text{C}$                                 | $n_{\text{FLPE}}$    | 10 k             | 100 k                | —                | Cycles            |
| C | EEPROM Program/erase endurance $T_L$ to $T_H = -40\text{ }^{\circ}\text{C}$ to $105\text{ }^{\circ}\text{C}$                                | $n_{\text{FLPE}}$    | 50 k             | 500 k                | —                | Cycles            |
| C | Data retention at an average junction temperature of $T_{\text{Javg}} = 85\text{ }^{\circ}\text{C}$ after up to 10,000 program/erase cycles | $t_{\text{D\_ret}}$  | 15               | 100                  | —                | years             |

1. Minimum times are based on maximum  $f_{\text{NVMOP}}$  and maximum  $f_{\text{NVMBUS}}$
2. Typical times are based on typical  $f_{\text{NVMOP}}$  and maximum  $f_{\text{NVMBUS}}$
3. Maximum times are based on typical  $f_{\text{NVMOP}}$  and typical  $f_{\text{NVMBUS}}$  plus aging
4.  $t_{\text{cyc}} = 1 / f_{\text{NVMBUS}}$

Program and erase operations do not require any special power sources other than the normal  $V_{\text{DD}}$  supply. For more detailed information about program/erase operations, see the Memory section.


## 6.3 Analog

### 6.3.1 ADC characteristics

**Table 12. 5 V 12-bit ADC operating conditions**

| Characteristic                 | Conditions  | Symb             | Min        | Typ <sup>1</sup> | Max        | Unit       | Comment         |
|--------------------------------|---|------------------|------------|------------------|------------|------------|-----------------|
| Supply voltage                 | Absolute  | $V_{DDA}$        | 2.7        | —                | 5.5        | V          | —               |
|                                | Delta to $V_{DD}$ ( $V_{DD}-V_{DDAD}$ )             | $\Delta V_{DDA}$ | -100       | 0                | +100       | mV         |                 |
| Ground voltage                 | Delta to $V_{SS}$ ( $V_{SS}-V_{SSA}$ ) <sup>2</sup> | $\Delta V_{SSA}$ | -100       | 0                | +100       | mV         |                 |
| Input voltage                  |   | $V_{ADIN}$       | $V_{REFL}$ | —                | $V_{REFH}$ | V          |                 |
| Input capacitance              |   | $C_{ADIN}$       | —          | 4.5              | 5.5        | pF         |                 |
| Input resistance               |   | $R_{ADIN}$       | —          | 3                | 5          | k $\Omega$ | —               |
| Analog source resistance       | 12-bit mode   | $R_{AS}$         | —          | —                | 2          | k $\Omega$ | External to MCU |
|                                | • $f_{ADCK} > 4$ MHz                                |                  | —          | —                | 5          |            |                 |
|                                | • $f_{ADCK} < 4$ MHz                                |                  | —          | —                | 5          |            |                 |
|                                | 10-bit mode   | $R_{AS}$         | —          | —                | 5          | k $\Omega$ | External to MCU |
|                                | • $f_{ADCK} > 4$ MHz                                |                  | —          | —                | 10         |            |                 |
|                                | • $f_{ADCK} < 4$ MHz                                |                  | —          | —                | 10         |            |                 |
|                                | 8-bit mode<br>(all valid $f_{ADCK}$ )               | $R_{AS}$         | —          | —                | 10         | k $\Omega$ | External to MCU |
| ADC conversion clock frequency | High speed (ADLPC=0)                                | $f_{ADCK}$       | 0.4        | —                | 8.0        | MHz        | —               |
|                                | Low power (ADLPC=1)                                 |                  | 0.4        | —                | 4.0        |            |                 |

1. Typical values assume  $V_{DDA} = 5.0$  V, Temp = 25°C,  $f_{ADCK}=1.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
2. DC potential difference.



**Figure 16. ADC input impedance equivalency diagram**

**Table 13. 12-bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )**

| Characteristic  | Conditions              | C | Symb        | Min | Typ <sup>1</sup> | Max | Unit    |
|---|-------------------------|---|-------------|-----|------------------|-----|---------|
| Supply current<br>ADLPC = 1<br>ADLSMP = 1<br>ADCO = 1 |                         | T | $I_{DDA}$   | —   | 133              | —   | $\mu A$ |
| Supply current<br>ADLPC = 1<br>ADLSMP = 0<br>ADCO = 1 |                         | T | $I_{DDA}$   | —   | 218              | —   | $\mu A$ |
| Supply current<br>ADLPC = 0<br>ADLSMP = 1<br>ADCO = 1 |                         | T | $I_{DDA}$   | —   | 327              | —   | $\mu A$ |
| Supply current<br>ADLPC = 0<br>ADLSMP = 0<br>ADCO = 1 |                         | T | $I_{DDAD}$  | —   | 582              | 990 | $\mu A$ |
| Supply current  | Stop, reset, module off | T | $I_{DDA}$   | —   | 0.011            | 1   | $\mu A$ |
| ADC asynchronous clock source                         | High speed (ADLPC = 0)  | P | $f_{ADACK}$ | 2   | 3.3              | 5   | MHz     |

Table continues on the next page...


**Table 13. 12-bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)**

| Characteristic                          | Conditions                | C | Symb         | Min               | Typ <sup>1</sup> | Max   | Unit             |
|---|---------------------------|---|--------------|-------------------|------------------|-------|------------------|
|   | Low power (ADLPC = 1)     |   |              | 1.25              | 2                | 3.3   |                  |
| Conversion time (including sample time) | Short sample (ADLSMP = 0) | T | $t_{ADC}$    | —                 | 20               | —     | ADCK cycles      |
|   | Long sample (ADLSMP = 1)  |   |              | —                 | 40               | —     |                  |
| Sample time                             | Short sample (ADLSMP = 0) | T | $t_{ADS}$    | —                 | 3.5              | —     | ADCK cycles      |
|   | Long sample (ADLSMP = 1)  |   |              | —                 | 23.5             | —     |                  |
| Total unadjusted Error <sup>2</sup>     | 12-bit mode               | T | $E_{TUE}$    | —                 | ±5.0             | —     | LSB <sup>3</sup> |
|   | 10-bit mode               | P |              | —                 | ±1.5             | ±2.0  |                  |
|   | 8-bit mode                | P |              | —                 | ±0.7             | ±1.0  |                  |
| Differential Non-Linearity              | 12-bit mode               | T | DNL          | —                 | ±1.0             | —     | LSB <sup>3</sup> |
|   | 10-bit mode <sup>4</sup>  | P |              | —                 | ±0.25            | ±0.5  |                  |
|   | 8-bit mode <sup>4</sup>   | P |              | —                 | ±0.15            | ±0.25 |                  |
| Integral Non-Linearity                  | 12-bit mode               | T | INL          | —                 | ±1.0             | —     | LSB <sup>3</sup> |
|   | 10-bit mode               | T |              | —                 | ±0.3             | ±0.5  |                  |
|   | 8-bit mode                | T |              | —                 | ±0.15            | ±0.25 |                  |
| Zero-scale error <sup>5</sup>           | 12-bit mode               | C | $E_{ZS}$     | —                 | ±2.0             | —     | LSB <sup>3</sup> |
|   | 10-bit mode               | P |              | —                 | ±0.25            | ±1.0  |                  |
|   | 8-bit mode                | P |              | —                 | ±0.65            | ±1.0  |                  |
| Full-scale error <sup>6</sup>           | 12-bit mode               | T | $E_{FS}$     | —                 | ±2.5             | —     | LSB <sup>3</sup> |
|   | 10-bit mode               | T |              | —                 | ±0.5             | ±1.0  |                  |
|   | 8-bit mode                | T |              | —                 | ±0.5             | ±1.0  |                  |
| Quantization error                      | ≤12 bit modes             | D | $E_Q$        | —                 | —                | ±0.5  | LSB <sup>3</sup> |
| Input leakage error <sup>7</sup>        | all modes                 | D | $E_{IL}$     | $I_{in} * R_{AS}$ |                  |       | mV               |
| Temp sensor slope                       | -40°C– 25°C               | D | m            | —                 | 3.266            | —     | mV/°C            |
|   | 25°C– 125°C               |   |              | —                 | 3.638            | —     |                  |
| Temp sensor voltage                     | 25°C                      | D | $V_{TEMP25}$ | —                 | 1.396            | —     | V                |

1. Typical values assume  $V_{DDA} = 5.0$  V, Temp = 25°C,  $f_{ADCK} = 1.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
2. Includes quantization.
3.  $1 \text{ LSB} = (V_{REFH} - V_{REFL})/2^N$
4. Monotonicity and no-missing-codes guaranteed in 10-bit and 8-bit modes
5.  $V_{ADIN} = V_{SSA}$
6.  $V_{ADIN} = V_{DDA}$
7.  $I_{in}$  = leakage current (refer to DC characteristics)

**Table 16. SPI slave mode timing**

| Nu m. | Symbol       | Description                    | Min.               | Max.           | Unit      | Comment                                       |
|-------|--------------|--------------------------------|--------------------|----------------|-----------|---|
| 1     | $f_{op}$     | Frequency of operation         | 0                  | $f_{Bus}/4$    | Hz        | $f_{Bus}$ is the bus clock as defined in .    |
| 2     | $t_{SPSCK}$  | SPSCK period                   | $4 \times t_{Bus}$ | —              | ns        | $t_{Bus} = 1/f_{Bus}$                         |
| 3     | $t_{Lead}$   | Enable lead time               | 1                  | —              | $t_{Bus}$ | —   |
| 4     | $t_{Lag}$    | Enable lag time                | 1                  | —              | $t_{Bus}$ | —   |
| 5     | $t_{WSPSCK}$ | Clock (SPSCK) high or low time | $t_{Bus} - 30$     | —              | ns        | —   |
| 6     | $t_{SU}$     | Data setup time (inputs)       | 15                 | —              | ns        | —   |
| 7     | $t_{HI}$     | Data hold time (inputs)        | 25                 | —              | ns        | —   |
| 8     | $t_a$        | Slave access time              | —                  | $t_{Bus}$      | ns        | Time to data active from high-impedance state |
| 9     | $t_{dis}$    | Slave MISO disable time        | —                  | $t_{Bus}$      | ns        | Hold time to high-impedance state             |
| 10    | $t_v$        | Data valid (after SPSCK edge)  | —                  | 25             | ns        | —   |
| 11    | $t_{HO}$     | Data hold time (outputs)       | 0                  | —              | ns        | —   |
| 12    | $t_{RI}$     | Rise time input                | —                  | $t_{Bus} - 25$ | ns        | —   |
|       | $t_{FI}$     | Fall time input                | —                  | $t_{Bus} - 25$ | ns        | —   |
| 13    | $t_{RO}$     | Rise time output               | —                  | 25             | ns        | —   |
|       | $t_{FO}$     | Fall time output               | —                  | 25             | ns        | —   |



**Figure 19. SPI slave mode timing (CPHA = 0)**




Figure 20. SPI slave mode timing (CPHA=1)

# 6.5 Human-machine interfaces (HMI)

## 6.5.1 TSI electrical specifications

Table 17. TSI electrical specifications

| Symbol    | Description  | Min. | Type | Max | Unit |
|-----------|--|------|------|-----|------|
| TSI_RUNF  | Fixed power consumption in run mode  | —    | 100  | —   | μA   |
| TSI_RUNV  | Variable power consumption in run mode (depends on oscillator's current selection) | 1.0  | —    | 128 | μA   |
| TSI_EN    | Power consumption in enable mode   | —    | 100  | —   | μA   |
| TSI_DIS   | Power consumption in disable mode  | —    | 1.2  | —   | μA   |
| TSI_TEN   | TSI analog enable time   | —    | 66   | —   | μs   |
| TSI_CREF  | TSI reference capacitor  | —    | 1.0  | —   | pF   |
| TSI_DVOLT | Voltage variation of VP & VM around nominal values                                 | -10  | —    | 10  | %    |

# 7 Dimensions

## 7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.



**Table 18. Pin availability by package pin-count (continued)**

| Pin Number |         |          |          | Lowest Priority <-- --> Highest |        |            |       |                 |
|------------|---------|----------|----------|---------------------------------|--------|------------|-------|-----------------|
| 44-LQFP    | 32-LQFP | 20-TSSOP | 16-TSSOP | Port Pin                        | Alt 1  | Alt 2      | Alt 3 | Alt 4           |
| 18         | —       | —        | —        | PTD5                            | —      | —          | —     | —               |
| 19         | 13      | 11       | —        | PTC1                            | —      | FTM2CH1    | ADP9  | TSI7            |
| 20         | 14      | 12       | —        | PTC0                            | —      | FTM2CH0    | ADP8  | TSI6            |
| 21         | 15      | 13       | 9        | PTB3                            | KBI0P7 | MOSI0      | ADP7  | TSI5            |
| 22         | 16      | 14       | 10       | PTB2                            | KBI0P6 | SPSCK0     | ADP6  | TSI4            |
| 23         | 17      | 15       | 11       | PTB1                            | KBI0P5 | TXD0       | ADP5  | TSI3            |
| 24         | 18      | 16       | 12       | PTB0                            | KBI0P4 | RXD0       | ADP4  | TSI2            |
| 25         | 19      | —        | —        | PTA7                            | —      | FTM2FAULT2 | ADP3  | TSI1            |
| 26         | 20      | —        | —        | PTA6                            | —      | FTM2FAULT1 | ADP2  | TSI0            |
| 27         | —       | —        | —        | —                               | —      | —          | —     | V <sub>ss</sub> |
| 28         | —       | —        | —        | —                               | —      | —          | —     | V <sub>DD</sub> |
| 29         | —       | —        | —        | PTD4                            | —      | —          | —     | —               |
| 30         | 21      | —        | —        | PTD3                            | —      | —          | —     | TSI15           |
| 31         | 22      | —        | —        | PTD2                            | —      | —          | —     | TSI14           |
| 32         | 23      | 17       | 13       | PTA3 <sup>2</sup>               | KBI0P3 | TXD0       | SCL   | —               |
| 33         | 24      | 18       | 14       | PTA2 <sup>2</sup>               | KBI0P2 | RXD0       | SDA   | —               |
| 34         | 25      | 19       | 15       | PTA1                            | KBI0P1 | FTM0CH1    | ACMP1 | ADP1            |
| 35         | 26      | 20       | 16       | PTA0                            | KBI0P0 | FTM0CH0    | ACMP0 | ADP0            |
| 36         | 27      | —        | —        | PTC7                            | —      | TxD1       | —     | TSI13           |
| 37         | 28      | —        | —        | PTC6                            | —      | RxD1       | —     | TSI12           |
| 38         | —       | —        | —        | PTE2                            | —      | MISO0      | —     | —               |
| 39         | —       | —        | —        | PTE1                            | —      | MOSI0      | —     | —               |
| 40         | —       | —        | —        | PTE0                            | —      | SPSCK0     | —     | —               |
| 41         | 29      | —        | —        | PTC5                            | —      | FTM0CH1    | —     | TSI11           |
| 42         | 30      | —        | —        | PTC4                            | —      | FTM0CH0    | —     | TSI10           |
| 43         | 31      | 1        | 1        | PTA5                            | IRQ    | TCLK0      | —     | RESET           |
| 44         | 32      | 2        | 2        | PTA4                            | —      | ACMPO      | BKGD  | MS              |


1. This is a high current drive pin when operated as output.
2. This is a true open-drain pin when operated as output.

## Note

When an alternative function is first enabled, it is possible to get a spurious edge to the module. User software must clear any associated flags before interrupts are enabled. The table above illustrates the priority if multiple modules are enabled. The highest priority module will have control over the pin. Selecting a higher priority pin function with a lower priority function

already enabled can cause spurious edges to the lower priority module. Disable all modules that share a pin before enabling another module.


## 8.2 Device pin assignment



Pins in **bold** are not available on less pin-count packages.

1. High source/sink current pins
2. True open drain pins


**Figure 21. MC9S08PT16 44-pin LQFP package**



Pins in **bold** are not available on less pin-count packages.

1. High source/sink current pins
2. True open drain pins


**Figure 22. MC9S08PT16 32-pin LQFP package**



Pins in **bold** are not available on less pin-count packages.

1. High source/sink current pins
2. True open drain pins

**Figure 23. MC9S08PT16 20-pin SOIC and TSSOP package**



Pins in **bold** are not available on less pin-count packages.

1. High source/sink current pins

2. True open drain pins

**Figure 24. MC9S08PT16 16-pin TSSOP package**

## 9 Revision history

The following table provides a revision history for this document.

**Table 19. Revision history**

| Rev. No. | Date    | Substantial Changes   |
|----------|---------|---|
| 1        | 7/2012  | Initial public release  |
| 2        | 09/2014 | <ul style="list-style-type: none"> <li>Updated V<sub>OH</sub> and V<sub>OL</sub> in <a href="#">DC characteristics</a></li> <li>Added footnote on the S3I<sub>DD</sub> in <a href="#">Supply current characteristics</a></li> <li>Added <a href="#">EMC radiated emissions operating behaviors</a></li> <li>Updated the typical of f<sub>int_t</sub> to 31.25 kHz and updated footnote to t<sub>Acquire</sub> in <a href="#">External oscillator (XOSC) and ICS characteristics</a></li> <li>Updated the assumption for all the timing values in <a href="#">SPI switching specifications</a></li> <li>Updated the rating descriptions for t<sub>Rise</sub> and t<sub>Fall</sub> in <a href="#">Control timing</a></li> <li>Updated the part number format to add new field for new part numbers in <a href="#">Fields</a></li> </ul> |
| 3        | 06/2015 | <ul style="list-style-type: none"> <li>Corrected the Min. of the t<sub>extrst</sub> in <a href="#">Control timing</a></li> <li>Updated <a href="#">Thermal characteristics</a> to add footnote to the T<sub>A</sub> and removed redundant information. Updated the symbol of θ<sub>JA</sub> to R<sub>θJA</sub>.</li> </ul>  |

**How to Reach Us:****Home Page:**[freescale.com](http://freescale.com)**Web Support:**[freescale.com/support](http://freescale.com/support)

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages.

“Typical” parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including “typicals,” must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [freescale.com/SalesTermsandConditions](http://freescale.com/SalesTermsandConditions).

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. All rights reserved.

© 2011-2015 Freescale Semiconductor, Inc.