

Welcome to [E-XFL.COM](http://E-XFL.COM)

**Embedded - Microcontrollers - Application Specific: Tailored Solutions for Precision and Performance**

**Embedded - Microcontrollers - Application Specific** represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.

**What Are Embedded - Microcontrollers - Application Specific?**

Application specific microcontrollers are engineered to

#### Details

Product Status	Active
Applications	Audio Record/Playback
Core Processor	ARM® Cortex®-M0
Program Memory Type	FLASH (145kB)
Controller Series	-
RAM Size	12K x 8
Interface	I <sup>2</sup> C, IrDA, LIN, SPI, UART/USART
Number of I/O	8
Voltage - Supply	2.5V ~ 5.5V
Operating Temperature	-40°C ~ 85°C
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/isd9160fi">https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/isd9160fi</a>

IRQ16 ~ IRQ19 Interrupt Priority Register (NVIC\_IPR4)

Register	Offset	R/W	Description	Reset Value
NVIC_IPR4	SCS_BA+0x410	R/W	IRQ16 ~ IRQ19 Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24
PRI_19		Reserved					
23	22	21	20	19	18	17	16
PRI_18		Reserved					
15	14	13	12	11	10	9	8
PRI_17		Reserved					
7	6	5	4	3	2	1	0
PRI_16		Reserved					

Table 5-26 Interrupt Priority Register (IPR4, address 0xE000\_E410)

Bits	Description	
[31:30]	PRI_19	<b>Priority of IRQ19</b> “0” denotes the highest priority and “3” denotes lowest priority
[23:22]	PRI_18	<b>Priority of IRQ18</b> “0” denotes the highest priority and “3” denotes lowest priority
[15:14]	PRI_17	<b>Priority of IRQ17</b> “0” denotes the highest priority and “3” denotes lowest priority
[7:6]	PRI_16	<b>Priority of IRQ16</b> “0” denotes the highest priority and “3” denotes lowest priority

**IRQ26(PDMA) Interrupt Source Identify Register (IRQ26\_SRC)**

Register	Offset	R/W	Description	Reset Value
IRQ26_SRC	INT_BA+0x68	R	IRQ26 (PDMA) Interrupt Source Identity Register	0xXXXXX_XXXX

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved					INT_SRC[2:0]		

Bits	Description	
[2:0]	INT_SRC	<b>Interrupt Source Identity</b> Bit2: 0 Bit1: 0 Bit0: PDMA_INT




Figure 5-22 Slave Receiver Mode

**PWM Interrupt Enable Register (PWM\_INTEN)**

Register	Offset	R/W	Description	Reset Value
PWM_INTEN	PWM_BA+0x040	R/W	PWM Interrupt Enable Register	0x0000_0000

7	6	5	4	3	2	1	0
Reserved						PIEN1	PIEN0

Table 5-63 PWM Interrupt Enable Register (PWM\_INTEN, address 0x4004\_0040).

Bits	Description	
[1]	PIEN1	<b>PWM Timer 1 Interrupt Enable</b> 0 = Disable 1 = Enable
[0]	PIEN0	<b>PWM Timer 0 Interrupt Enable</b> 0 = Disable 1 = Enable

RTC Time-Tick Register (RTC\_TICK)

Register	Offset	R/W	Description	Reset Value
RTC_TICK	RTC_BA+0x030	R/W	RTC Time Tick Register	0x0000_0000

7	6	5	4	3	2	1	0
Reserved				TWKEN	TICKSEL		

Table 5-83 RTC Time-Tick Register (RTC\_TICK, address 0x4000\_8030).

Bits	Description	
[3]	TWKEN	<p><b>RTC Timer Wakeup CPU Function Enable Bit</b></p> <p>If TWKEN is set before CPU is in power-down mode, when a RTC Time-Tick or Alarm Match occurs, CPU will wake up.</p> <p>0= Disable Wakeup CPU function. 1= Enable the Wakeup function.</p>
[2:0]	TICKSEL	<p><b>Time Tick Register</b></p> <p>The RTC time tick period for Periodic Time-Tick Interrupt request.</p> <p>Time Tick (second) : <math>1 / (2^{\text{TICKSEL}})</math></p> <p>Note: This register can be read back after the RTC is active.</p>

**LSB First**

The SPI\_CTL.LSB bit defines the **bit** order of data transmission. If LSB=0 then MSB of transfer word is sent first in time. If LSB=1 then LSB of transfer word is sent first in time.

**Transmit Edge**

The SPI\_CTL.TXNEG bit determines whether transmit data is changed on the positive or negative edge of the SPI\_SCLK serial clock. If TXNEG=0 then transmitted data will change state on the rising edge of SPI\_SCLK. If TXNEG=1 then transmitted data will change state on the falling edge of SPI\_SCLK.

**Receive Edge**

The SPI\_CTL.RXNET bit determines whether data is received at either the negative edge or positive edge of serial clock SPI\_SCLK. If RXNET=1 then data is clocked in on the falling edge of SPI\_SCLK. If RXNET=0 data is clocked in on the rising edge of SPI\_SCLK. Note that RXNET should be the inverse of TXNEG for standard SPI operation.

**Word Sleep Suspend**

The bit field SPI\_CTL.SUSPITV provides a configurable suspend interval of SUSPITV+2 serial clock periods between successive word transfers in master mode. The suspend interval is from the last falling clock edge of the preceding transfer word to the first rising clock edge of the following transfer word if CLKPOL = 0. If CLKPOL = 1, the interval is from the rising clock edge of the preceding transfer word to the falling clock edge of the following transfer word. The default value of SUSPITV is 0x0 (2 serial clock cycles). Word Sleep only occurs when TXCNT=1. For TXCNT=0, this parameter will determine a Byte Sleep condition if the BYTEITV bit is set.




Figure 5-38 Word Sleep Suspend Mode

words. Now consider if this data were to be sent to the SPI port; the user could:

1. Set DWIDTH=8 and send data byte-by-byte SPI\_TX0 = ucSPI\_DATA[i++]
2. Set DWIDTH=32 and send word-by-word SPI\_TX0 = uiSPI\_DATA[i++]

Both of these would result in the byte stream {0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08} being sent.

It would be common that a byte array of data is constructed but user, for efficiency, wishes to transfer data to SPI via word transfers. Consider the situation of Figure 5-41 where a int pointer points to the byte data array.




Figure 5-41 Byte Order in Memory

Now if we set DWIDTH=32 and sent word-by-word SPI\_TX0 = uiSPI\_DATA[i++], the order transmitted would be {0x04, 0x03, 0x02, 0x01, 0x08, 0x07, 0x06, 0x05}. However if we set REORDER=1, we would reverse this order to the desired stream: {0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08}.



SPI Divider Register (SPI\_CLKDIV)

Register	Offset	R/W	Description	Reset Value
SPI_CLKDIV	SPI0_BA + 0x04	R/W	Clock Divider Register (Master Only)	0x0000_0000

31	30	29	28	27	26	25	24
DIVIDER1[15:8]							
23	22	21	20	19	18	17	16
DIVIDER1[7:0]							
15	14	13	12	11	10	9	8
DIVIDER0[15:8]							
7	6	5	4	3	2	1	0
DIVIDER0[7:0]							

Table 5-85 SPI Clock Divider Register (SPI\_CLKDIV, address 0x4003\_0004)

Bits	Description	
[31:16]	<b>DIVIDER1</b>	<p><b>Clock Divider 2 Register</b> (master only)</p> <p>The value in this field is the 2<sup>nd</sup> frequency divider of the system clock, PCLK, to generate the serial clock on the output SCLK. The desired frequency is obtained according to the following equation:</p> $F_{sclk} = F_{pclk} / ((DIVIDER1 + 1) * 2)$
[15:0]	<b>DIVIDER0</b>	<p><b>Clock Divider Register</b> (master only)</p> <p>The value in this field is the frequency division of the system clock, PCLK, to generate the serial clock on the output SCLK. The desired frequency is obtained according to the following equation:</p> $F_{sclk} = F_{pclk} / ((DIVIDER0 + 1) * 2)$ <p>In slave mode, the period of SPI clock driven by a master shall satisfy</p> $F_{sclk} < F_{pclk} / 5$ <p>In other words, the maximum frequency of SCLK clock is one fifth of the SPI peripheral clock.</p>

**5.10.4 Timer Controller Register Map**

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
<b>TMR Base Address:</b> <b>TMRn_BA=0x4001_0000+(0x20*n)</b> <b>n=0,1</b>				
<b>TIMERx_CTL</b>	TMRn_BA+0x00	R/W	Timer Control and Status Register	0x0000_0005
<b>TIMERx_CMP</b>	TMRn_BA+0x04	R/W	Timer Compare Register	0x0000_0000
<b>TIMERx_INTSTS</b>	TMRn_BA+0x08	R/W	Timer Interrupt Status Register	0x0000_0000
<b>TIMERx_CNT</b>	TMRn_BA+0x0C	R/W	Timer Data Register	0x0000_0000

### 5.12.2 Features of UART controller

- UART supports 8 byte FIFO for receive and transmit data payloads.
- PDMA access support.
- Auto flow control function (/CTS, /RTS) supported.
- Programmable baud-rate generator.
- Fully programmable serial-interface characteristics:
  - 5-, 6-, 7-, or 8-bit character.
  - Even, odd, or no-parity bit generation and detection.
  - 1-, 1&1/2, or 2-stop bit generation.
  - Baud rate generation.
  - False start bit detection.
- IrDA SIR Function.
- LIN master mode.

[8]	<b>LINIEN</b>	<b>LIN RX Break Field Detected Interrupt Enable</b> 0 = Mask off Lin bus Rx break field interrupt. 1 = Enable Lin bus Rx break field interrupt.
[7:6]	Reserved	Reserved
[5]	<b>BUFERRIEN</b>	<b>Buffer Error Interrupt Enable</b> 0 = Mask off BUFERRINT 1 = Enable IBUFERRINT
[4]	<b>RXTOIEN</b>	<b>Receive Time out Interrupt Enable</b> 0 = Mask off RXTOINT 1 = Enable RXTOINT
[3]	<b>MODEMIEN</b>	<b>Modem Status Interrupt Enable</b> 0 = Mask off MODEMINT 1 = Enable MODEMINT
[2]	<b>RLSIEN</b>	<b>Receive Line Status Interrupt Enable</b> 0 = Mask off RLSINT 1 = Enable RLSINT
[1]	<b>THREIEN</b>	<b>Transmit FIFO Register Empty Interrupt Enable</b> 0 = Mask off THERINT 1 = Enable THERINT
[0]	<b>RDAIEN</b>	<b>Receive Data Available Interrupt Enable.</b> 0 = Mask off RDAINT 1 = Enable RDAINT

5.13.5 FIFO operation




Figure 5-63 FIFO contents for various I2S modes

**5.13.6 I2S Control Register Map**

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
<b>I2S Base Address:</b>				
<b>I2S_BA = 0x400A_0000</b>				
<b>I2S_CTL</b>	I2S_BA + 0x00	R/W	I2S Control Register	0x0000_0000
<b>I2S_CLKDIV</b>	I2S_BA + 0x04	R/W	I2S Clock Divider Register	0x0000_0000
<b>I2S_IEN</b>	I2S_BA + 0x08	R/W	I2S Interrupt Enable Register	0x0000_0000
<b>I2S_STATUS</b>	I2S_BA + 0x0C	R/W	I2S Status Register	0x0014_1000
<b>I2S_TX</b>	I2S_BA + 0x10	W	I2S Transmit FIFO Register	0x0000_0000
<b>I2S_RX</b>	I2S_BA + 0x14	R	I2S Receive FIFO Register	0x0000_0000

I2S Interrupt Enable Register (I2S\_IEN)

Register	Offset	R/W	Description	Reset Value
I2S_IEN	I2S_BA + 0x08	R/W	I2S Interrupt Enable Register	0x0000_0000

15	14	13	12	11	10	9	8
Reserved			LZCIEN	RZCIEN	TXTHIEN	TXOVIEN	TXUDIEN
7	6	5	4	3	2	1	0
Reserved					RXTHIEN	RXOVIEN	RXUDIEN

Table 5-116 I2S Interrupt Enable Register (I2S\_IEN, address 0x400A\_0008)

Bits	Description	
[12]	LZCIEN	<p><b>Left Channel Zero Cross Interrupt Enable</b>                      Interrupt will occur if this bit is set to 1 and left channel has zero cross event                      0 = Disable interrupt                      1 = Enable interrupt</p>
[11]	RZCIEN	<p><b>Right Channel Zero Cross Interrupt Enable</b>                      Interrupt will occur if this bit is set to 1 and right channel has zero cross event                      0 = Disable interrupt                      1 = Enable interrupt</p>
[10]	TXTHIEN	<p><b>Transmit FIFO Threshold Level Interrupt Enable</b>                      Interrupt occurs if this bit is set to 1 and data words in transmit FIFO is less than TXTH[2:0].                      0 = Disable interrupt                      1 = Enable interrupt</p>
[9]	TXOVIEN	<p><b>Transmit FIFO Overflow Interrupt Enable</b>                      Interrupt occurs if this bit is set to 1 and transmit FIFO overflow flag is set to 1                      0 = Disable interrupt                      1 = Enable interrupt</p>
[8]	TXUDIEN	<p><b>Transmit FIFO Underflow Interrupt Enable</b>                      Interrupt occur if this bit is set to 1 and transmit FIFO underflow flag is set to 1.                      0 = Disable interrupt                      1 = Enable interrupt</p>
[2]	RXTHIEN	<p><b>Receive FIFO Threshold Level Interrupt</b>                      Interrupt occurs if this bit is set to 1 and data words in receive FIFO is greater than or equal to RXTH[2:0].                      0 = Disable interrupt                      1 = Enable interrupt</p>

CRC Output

Register	Offset	R/W	Description	Reset Value
CRC_CHECKSUM	CRC_BA+0x08	R	CRC Output Register	0x0000_FFFF

Table 5-122 CRC Output Register

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
CHECKSUM[15:8]							
7	6	5	4	3	2	1	0
CHECKSUM[7:0]							

Bits	Description	
[15:0]	CHECKSUM	<p><b>CRC Output</b></p> <p>The result of CRC computation. The result is valid four clock cycles after last CRC_DAT input data is written to CRC generator.</p>



PDMA Transfer Source Address Register (PDMA\_DSCTn\_ENDSA)(n=0~3)

Register	Offset	R/W	Description	Reset Value
PDMA_DSCT0_ENDSA	PDMA_BA+0x04	R/W	PDMA Transfer Source Address Register of Channel 0	0x0000_0000
PDMA_DSCT1_ENDSA	PDMA_BA+0x104	R/W	PDMA Transfer Source Address Register of Channel 1	0x0000_0000
PDMA_DSCT2_ENDSA	PDMA_BA+0x204	R/W	PDMA Transfer Source Address Register of Channel 2	0x0000_0000
PDMA_DSCT3_ENDSA	PDMA_BA+0x304	R/W	PDMA Transfer Source Address Register of Channel 3	0x0000_0000

Table 5-124 PDMA Source Address Register (PDMA\_DSCTn\_ENDSA, address 0x5000\_8004 + n\*0x100)

Bits	Description	
[31:0]	ENDSA	<p><b>PDMA Transfer Source Address Register</b></p> <p>This register holds the initial Source Address of PDMA transfer.</p> <p><b>Note:</b> The source address must be word aligned.</p>

**PDMA Current Byte Count Register (PDMA\_CURBCCHn) (n=0~3)**

Register	Offset	R/W	Description	Reset Value
PDMA_CURBCCH0	PDMA_BA+0x1C	R	PDMA Current Byte Count Register of Channel 0	0x0000_0000
PDMA_CURBCCH1	PDMA_BA+0x11C	R	PDMA Current Byte Count Register of Channel 1	0x0000_0000
PDMA_CURBCCH2	PDMA_BA+0x21C	R	PDMA Current Byte Count Register of Channel 2	0x0000_0000
PDMA_CURBCCH3	PDMA_BA+0x31C	R	PDMA Current Byte Count Register of Channel 3	0x0000_0000

Table 5-130 PDMA Current Byte Count Register (PDMA\_CURBCCHn, address 0x5000\_801C + n\*0x100)

Bits	Description	
[31:16]	Reserved	Reserved
[15:0]	<b>CURBC</b>	<p><b>PDMA Current Byte Count Register (Read Only)</b></p> <p>This field indicates the current remaining byte count of PDMA transfer. This register is initialized with PDMA_TXBCCHn register when PDMA is triggered or when a wraparound occurs</p>

PDMA Interrupt Status Register (PDMA\_CHnIF) (n=0~3)

Register	Offset	R/W	Description	Reset Value
PDMA_CH0IF	PDMA_BA+0x24	R/W	PDMA Interrupt Status Register of Channel 0	0x0000_0000
PDMA_CH1IF	PDMA_BA+0x124	R/W	PDMA Interrupt Status Register of Channel 1	0x0000_0000
PDMA_CH2IF	PDMA_BA+0x224	R/W	PDMA Interrupt Status Register of Channel 2	0x0000_0000
PDMA_CH3IF	PDMA_BA+0x324	R/W	PDMA Interrupt Status Register of Channel 3	0x0000_0000

31	30	29	28	27	26	25	24
INTSTS		Reserved					
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved				WAIF			
7	6	5	4	3	2	1	0
Reserved						TXOKIF	TXABTIF

Table 5-132 PDMA Interrupt Enable Status Register (PDMA\_CHnIF, address 0x5000\_8024 + n\*0x100)

Bits	Description	
[31]	INTSTS	<b>Interrupt Pin Status (Read Only)</b> This bit is the Interrupt pin status of PDMA channel.
[30:12]	Reserved	Reserved
[11:8]	WAIF	<b>Wrap Around Transfer Byte Count Interrupt Flag</b> These flags are set whenever the conditions for a wraparound interrupt (complete or half complete) are met. They are cleared by writing one to the bits. 0001 aaa Current transfer finished flag (CURBC aaaaaa 0). 0100 aaa Current transfer half complete flag (CURBC aaaaaa BYTECNT/2).
[1]	TXOKIF	<b>Block Transfer Done Interrupt Flag</b> This bit indicates that PDMA block transfer complete interrupt has been generated. It is cleared by writing 1 to the bit. 0 = Transfer ongoing or Idle. 1 = Transfer Complete.

Operating Current Normal Run Mode @ 12.288Mhz	I <sub>DD13</sub>		12.5		mA	V <sub>DD</sub> = 5.5V, Enable all IP.
	I <sub>DD14</sub>		10.3		mA	V <sub>DD</sub> = 5.5V, Disable all IP.
	I <sub>DD15</sub>		11.4		mA	V <sub>DD</sub> = 3V, Enable all IP.
	I <sub>DD16</sub>		9		mA	V <sub>DD</sub> = 3V, Disable all IP.
Operating Current Normal Run Mode @ 4.9152Mhz	I <sub>DD9</sub>		9.7		mA	V <sub>DD</sub> = 5.5V, Enable all IP.
	I <sub>DD10</sub>		8.1		mA	V <sub>DD</sub> = 5.5V, Disable all IP.
	I <sub>DD11</sub>		8.7		mA	V <sub>DD</sub> = 3V, Enable all IP.
	I <sub>DD12</sub>		7.0		mA	V <sub>DD</sub> = 3V, Disable all IP.
Operating Current Sleep Mode	I <sub>IDLE1</sub>		10		mA	V <sub>DD</sub> = 5.5V
	I <sub>IDLE1</sub>		9		mA	V <sub>DD</sub> = 3.3V
Operating Current Deep Sleep Mode	I <sub>IDLE1</sub>		10		mA	V <sub>DD</sub> =5.5V
	I <sub>IDLE1</sub>		8		mA	V <sub>DD</sub> = 3.3V
Standby Power down mode(SPD)	I <sub>IDLE1</sub>		3		uA	V <sub>DD</sub> =3.3V 32K running with RTC
	I <sub>IDLE1</sub>		1		uA	V <sub>DD</sub> = 3.3V 16K running
Operating Current Deep Power down mode(DPD)	I <sub>IDLE1</sub>		500		nA	V <sub>DD</sub> =3.3V Wakeup with16K
	I <sub>IDLE1</sub>				nA	V <sub>DD</sub> = 3.3V wakeup with wakeup pin

9.5.1.4 Watchdog Reset Timing

