

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	48MHz
Connectivity	I²C, SCI, SPI, USB
Peripherals	LVD, POR, PWM, WDT
Number of I/O	33
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	12K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 6x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc9s08je128clh

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Contents

1 Devices in the MC9S08JE128 series	3
2 Preliminary Electrical Characteristics	12
2.1 Parameter Classification	12
2.2 Absolute Maximum Ratings	13
2.3 Thermal Characteristics	14
2.4 Electrostatic Discharge (ESD) Protection Characteristics	
2.5 DC Characteristics	16
2.6 Supply Current Characteristics	19
2.7 Comparator (PRACMP) Electricals	21
2.8 12-Bit Digital-to-Analog Converter (DAC12LV) Electricals	22
2.9 ADC Characteristics	23
2.10 MCG and External Oscillator (XOSC) Characteristics	28
2.11 AC Characteristics	31
2.12 SPI Characteristics	32
2.13 Flash Specifications	35
2.14 USB Electricals	36

2.15	VREF	Specifications	35
------	------	----------------	----

3 Ordering Information	41
3.1 Device Numbering System	42
3.2 Package Information	
3.3 Mechanical Drawings	42
4 Revision History	43

Related Documentation

Find the most current versions of all documents at: http://www.freescale.com.

Reference Manual —MC9S08JE128RM

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

© Freescale Semiconductor, Inc., 2009-2010. All rights reserved.



1 Devices in the MC9S08JE128 series

The following table summarizes the feature set available in the MC9S08JE128 series of MCUs.

Feature		9S08JE	MC9S08JE64		
Pin quantity		81 80 64		64	
FLASH size (bytes)		131072		65535	
RAM size (bytes)		12K		12K	
Programmable Analog Comparator (PRACMP)		yes		yes	
Debug Module (DBG)		yes		yes	
Multipurpose Clock Generator (MCG)		yes		yes	
Inter-Integrated Communication (IIC)		yes		yes	
Interrupt Request Pin (IRQ)		yes		yes	
Keyboard Interrupt (KBI)	16	16	7	7	
Port I/O ¹	47	46	33	33	
Dedicated Analog Input Pins		12		12	
Power and Ground Pins		8		8	
Time Of Day (TOD)		yes		yes	
Serial Communications (SCI1)	yes		yes		
Serial Communications (SCI2)	yes		yes		
Serial Peripheral Interface 1 (SPI1 (FIFO))	yes		yes		
Serial Peripheral Interface 2 (SPI2)	yes		yes		
Carrier Modulator Timer pin (IRO)	yes		yes		
TPM input clock pin (TPMCLK)		yes		yes	
TPM1 channels		4		4	
TPM2 channels	4	4	2	2	
XOSC1		yes		yes	
XOSC2	yes		yes		
USB	yes		yes		
Programmable Delay Block (PDB)	yes		yes		
SAR ADC differential channels ²	4 4 3		3		
SAR ADC single-ended channels	8 8 6		6		
Voltage reference output pin (VREFO)		yes		yes	

Table 1. MC9S08JE128 series Features by MCU and Package

¹ Port I/O count does not include two (2) output-only and one (1) input-only pins.

² Each differential channel is comprised of 2 pin inputs.

Devices in the MC9S08JE128 series

1.1 Pin Assignments

This section shows the pin assignments for the MC9S08JE128 series devices.

1.1.1 64-Pin LQFP

The following two figures show the 64-pin LQFP pinout configuration.




Figure 2. 64-Pin LQFP

1.1.2 80-Pin LQFP

The following figure shows the 80-pin LQFP pinout configuration.




Figure 3. 80-Pin LQFP

Pa	ackag	е					
81 MAPBGA	80 LQFP	64 LQFP	Default Function	ALT1	ALT2	ALT3	Composite Pin Name
F5	61	50	VSS3	—	—	—	VSS3
E5	62	51	VDD3	—	—	—	VDD3
C7	63	52	PTE5	TX2	—	_	PTE5/TX2
C6	64	53	PTE6	RX2	—	_	PTE6/RX2
B6	65		PTE7	TPM2CH3	—		PTE7/TPM2CH3
B8	66	_	PTF0	TPM2CH2	—		PTF0/TPM2CH2
B7	67	54	PTF1	RX2	TPM2CH1		PTF1/RX2/TPM2CH1
C5	68	55	PTF2	TX2	TPM2CH0	—	PTF2/TX2/TPM2CH0
A8	69	_	PTF3	SCL	—	—	PTF3/SCL
A7	70		PTF4	SDA	—	_	PTF4/SDA
B5	71		PTF5	KBI2P7	—		PTF5/KBI2P7
A6	72	56	VUSB33	—	—	_	VUSB33
B4	73	57	USB_DM	—	—		USB_DM
A4	74	58	USB_DP		—	_	USB_DP
A5	75	59	VBUS	—	—	_	VBUS
F6	76	60	VSS1	—	—	_	VSS1
E6	77	61	VDD1	—	—	—	VDD1
A3	78	62	PTF6	MOSI1	—	—	PTF6/MOSI1
B1	79	63	PTF7	MISO1	—	—	PTF7/MISO1
A2	80	64	PTG0	SPSCK1	—	—	PTG0/SPSCK1
B3	_		PTG1				PTG1

2 **Preliminary Electrical Characteristics**

This section contains electrical specification tables and reference timing diagrams for the MC9S08JE128/64 microcontroller, including detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications.

The electrical specifications are preliminary and are from previous designs or design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. These specifications will, however, be met for production silicon. Finalized specifications will be published after complete characterization and device qualifications have been completed.

NOTE

The parameters specified in this data sheet supersede any values found in the module specifications.

2.1 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

Table 4. Parameter Classifications

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

2.2 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in the following table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

#	Rating	Symbol	Value	Unit
1	Supply voltage	V _{DD}	-0.3 to +3.8	V
2	Maximum current into V _{DD}	I _{DD}	120	mA
3	Digital input voltage	V _{In}	-0.3 to V _{DD} + 0.3	V
4	Instantaneous maximum current Single pin limit (applies to all port pins) ^{1, 2, 3}	۱ _D	± 25	mA
5	Storage temperature range	T _{stg}	-55 to 150	°C

¹ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

 $^2\,$ All functional non-supply pins are internally clamped to V_{SS} and $V_{DD}.$

³ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}).

Solving Equation 1 and Equation 2 for K gives:

$$K = P_D \times (T_A + 273^{\circ}C) + \theta_{JA} \times (P_D)^2$$
 Eqn. 3

where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving Equation 1 and Equation 2 iteratively for any value of T_A .

2.4 ESD Protection Characteristics

Although damage from static discharge is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with CDF-AEC-Q00 Stress Test Qualification for Automotive Grade Integrated Circuits. (http://www.aecouncil.com/) This device was qualified to AEC-Q100 Rev E.

A device is considered to have failed if, after exposure to ESD pulses, the device no longer meets the device specification requirements. Complete dc parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Model	Description	Symbol	Value	Unit
Human Body	Series Resistance	R1	1500	Ω
	Storage Capacitance	С	100	pF
	Number of Pulse per pin	—	3	—
Machine	Series Resistance	R1	0	Ω
	Storage Capacitance	С	200	рF
	Number of Pulse per pin	—	3	—
Latch-up	Minimum input voltage limit	_	-2.5	V
	Maximum input voltage limit		7.5	V

Table 7. ESD and Latch-up Test Conditions

Table 8. ESD and Latch-Up Protection Characteristics

#	Rating	Symbol	Min	Мах	Unit	С
1	Human Body Model (HBM)	V _{HBM}	±2000	—	V	Т
2	Machine Model (MM)	V _{MM}	±200	—	V	Т
3	Charge Device Model (CDM)	V _{CDM}	±500	—	V	Т
4	Latch-up Current at T _A = 125°C	I _{LAT}	±100	—	mA	Т

2.5 DC Characteristics

This section includes information about power supply requirements, I/O pin characteristics, and power supply current in various operating modes.

Num	Symbol	Char	acteristic	Condition	Min	Typ ¹	Мах	Unit	С
1	V _{DD}	Operating Voltage			1.8 ²	_	3.6	V	_
2	V _{OH}	Output high voltage	All I/O pins, low-o	drive strength					
				1.8 V, I _{Load} = -600 μA	V _{DD} – 0.5	_	—	V	С
			All I/O pins, high-	-drive strengtl	h				
				2.7 V, I _{Load} = -10 mA	V _{DD} – 0.5	_	_	V	Ρ
				$1.8V, I_{Load} = -3 \text{ mA}$	V _{DD} – 0.5	_	_	V	С
3	I _{OHT}	Output high current	Max total I _{OH} for	all ports					
				—	—	_	100	mA	D
4	V _{OL}	Output low voltage	All I/O pins, low-o	drive strength					
				1.8 V, I _{Load} = 600 μA	_		0.5	V	С
			All I/O pins, high-	-drive strengtl	h			J	
				2.7 V, I _{Load} = 10 mA	_		0.5	V	Ρ
				1.8 V, I _{Load} = 3 mA		-	0.5	V	С
5	I _{OLT}	Output low current	Max total I _{OL} for all ports	—	_	_	100	mA	D
6	V _{IH}	Input high volta	ge all digital inputs						
				all digital inputs, V _{DD} > 2.7 V	0.70 x V _{DD}		—	V	Ρ
				all digital inputs, $2.7 \text{ V} > \text{V}_{\text{DD}} \\ \geq 1.8 \text{ V}$	0.85 x V _{DD}		_	V	Ρ

Table 9. DC Characteristics

#	Symbol	Parameter	Bus Freq	V _{DD} (V)	Typ ¹	Max	Unit	Temp (°C)	С
5	WI _{DD}	Wait mode FEI mode, supply cur- rent	all modules	OFF		1	1	1 1	
			24 MHz	3	TBD	6	mA	-40 to 105	С
			20 MHz	3	TBD	_	mA	-40 to 105	Т
			8 MHz	3	TBD	_	mA	-40 to 105	Ţ
			1 MHz	3	TBD	_	mA	-40 to 105	Т
6	S2I _{DD}	Stop2mode supply cur- rent							
			N/A	3	0.39	0.6	μA	-40 to 25	Р
			N/A	3	TBD	TBD	μA	70	С
			N/A	3	7	TBD	μA	85	С
			N/A	3	16	TBD	μA	105	Р
			N/A	2	TBD	TBD	μA	-40 to 25	С
			N/A	2	TBD	TBD	μA	70	С
			N/A	2	TBD	TBD	μA	85	С
			N/A	2	TBD	TBD	μA	105	С
7	S3I _{DD}	Stop3mode No clocks a supply cur- rent	active						
			N/A	3	0.55	0.9	μA	-40 to 25	Р
			N/A	3	TBD	TBD	μA	70	С
			N/A	3	14	TBD	μA	85	С
			N/A	3	37	TBD	μΑ	105	Р
			N/A	2	TBD	TBD	μA	-40 to 25	С
			N/A	2	TBD	TBD	μΑ	70	С
			N/A	2	14	TBD	μA	85	С
			N/A	2	TBD	TBD	μA	105	С

¹ Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

#	Parameter	Condition		Tem	perature	(°C)		Units	с
#	Farameter	Condition	-40	25	70	85	105	Units	C
1	LPO	_	50	75	100	150	250	nA	D
2	EREFSTEN	RANGE = HGO = 0	600 (TBD)	650 (TBD)	750 (TBD)	850 (TBD)	1000 (TBD)	nA	D
3	IREFSTEN ¹	—	68	70	77	86	120	μA	Т
4	TOD	Does not include clock source current	50	75	100	150	250	nA	D
5	LVD ¹	LVDSE = 1	114	115	123	135	170	μA	Т
6	ACMP ¹	Not using the bandgap (BGBE = 0)	18	20	23	33	65	μA	Т
7	ADC ¹	ADLPC = ADLSMP = 1 Not using the bandgap (BGBE = 0)	75	85	100	115	165	μA	Т
8	DAC ¹	High power mode; no load on DACO	500	500	500	500	500	μA	Т

Table 11. Typical Stop Mode Adders

¹ Not available in stop2 mode.

2.7 PRACMP Electricals

#	Characteristic	Symbol	Min	Typical	Max	Unit	С
1	Supply voltage	V _{PWR}	1.8		3.6	V	Ρ
2	Supply current (active) (PRG enabled)	I _{DDACT1}	—	-	60	μΑ	С
3	Supply current (active) (PRG disabled)	I _{DDACT2}	—	_	40	μΑ	С
4	Supply current (ACMP and PRG all disabled)	I _{DDDIS}	-	_	2	nA	D
5	Analog input voltage	VAIN	$V_{SS} - 0.3$	_	V _{DD}	V	
6	Analog input offset voltage	VAIO	—	5	40	mV	Т
7	Analog comparator hysteresis	V _H	3.0		20.0	mV	Т
8	Analog input leakage current	I _{ALKG}	—	_	1	nA	D
9	Analog comparator initialization delay	tAINIT	_	_	1.0	μS	Т

Table 12. PRACMP Electrical Specifications

#	Characteristic	Symbol	Min	Max	Unit	С	Notes
1	Resolution	N	12	12	bit	С	
2	Supply current low-power mode	I _{DDA_DACLP}	50	100	μΑ	с	
3	Supply current high-power mode	I _{DDA_DACHP}	120	500 (TBD)	μΑ	С	
4	Full-scale Settling time (±0.5 LSB) (0x080 to 0xF7F or 0xF7F to 0x080) low-power mode	Ts _{FS} LP	_	200 (TBD)	μs	с	
5	Full-scale Settling time (±0.5 LSB) (0x080 to 0xF7F or 0xF7F to 0x080) high-power mode	Ts _{FS} HP	_	30	μs	с	
6	Code-to-code Settling time (±0.5 LSB) (0xBF8 to 0xC08 or 0xC08 to 0xBF8) low-power mode	Ts _{C-C} LP	_	5	μs	с	
7	Code-to-code Settling time (±0.5 LSB) (0xBF8 to 0xC08 or 0xC08 to 0xBF8) high-power mode	Ts _{C-C} HP	_	1(TBD)	μs	с	
8	DAC output voltage range low (high-power mode, no load, DAC set to 0)	V _{dacoutl}	_	100 (TBD)	mV	с	
9	DAC output voltage range high (high-power mode, no load, DAC set to 0x0FFF)	V _{dacouth}	V _{DACR} - 100	_	mV	с	
10	Integral non-linearity error	INL	—	± 8	LSB	С	
11	Differential non-linearity error VDACR is > 2.4 V	DNL	_	± 1	LSB	с	
12	Offset error	E _O	[—	± 0.5	%FSR	С	
13	Gain error	E _G	_	± 0.5 (TBD)	%FSR	с	
14	Power supply rejection ratio $V_{DD} \ge 2.4 \text{ V}$	PSRR	60	_	dB	с	
15	Temperature drift of offset voltage (DAC set to 0x0800)	Τ _{co}	_	2 (TBD)	mV	с	See Typical Drift figure that follows.
16	Offset aging coefficient	A _c	—	TBD	μV/yr	С	

Figure 5. Offset at Half Scale vs Temperature




Figure 6. ADC Input Impedance Equivalency Diagram

- ³ This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- ⁴ Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{BUS}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.
- ⁵ 625 ns represents 5 time quanta for CAN applications, under worst-case conditions of 8 MHz CAN bus clock, 1 Mbps CAN Bus speed, and 8 time quanta per bit for bit time settings. 5 time quanta is the minimum time between a synchronization edge and the sample point of a bit using 8 time quanta per bit.
- ⁶ Below D_{lock} minimum, the MCG is guaranteed to enter lock. Above D_{lock} maximum, the MCG will not enter lock. But if the MCG is already in lock, then the MCG may stay in lock.
- ⁷ Below D_{unl} minimum, the MCG will not exit lock if already in lock. Above D_{unl} maximum, the MCG is guaranteed to exit lock.

#	Char	acteristic	Symbol	Min	Typ ¹	Мах	Unit
	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1)	• Low range (RANGE = 0)	f _{lo}	32	_	38.4	kHz
		 High range (RANGE = 1), FEE or FBE mode ² 	fhi	1	—	5	MHz
1		 High range (RANGE = 1), High gain (HGO = 1), FBELP mode 	fhi	1	_	16	MHz
		 High range (RANGE = 1), Low power (HGO = 0), FBELP mode 	fhi	1	_	8	MHz
2	Load capacitors		C ₁ C ₂	See Note ³			
3	Feedback resistor	Low range (32 kHz to 38.4 kHz)	R _F	_	10	_	ΜΩ
3		High range (1 MHz to 16 MHz)	—	_	1	—	10122
4	Series resistor — Low range	Low Gain (HGO = 0)	R _S		0	_	kΩ
4		High Gain (HGO = 1)			100		
	Series resistor — High range	• Low Gain (HGO = 0)					
		 High Gain (HGO = 1) 					
5		≥ 8 MHz	R _S	—	0	0	kΩ
		4 MHz		—	0	10	
		1 MHz		_	0	20	

Table 18. XOSC (Temperature Range = -40 to 105°C Ambient)

2.11 AC Characteristics

This section describes ac timing characteristics for each peripheral system.

2.11.1 Control Timing

Table 19. Control Timing

#	Symbol	Parameter		Min	Typical ¹	Max	С	Unit
1	f _{Bus}	Bus frequency $(t_{cyc} = 1/f_{Bus})$						MHz
			$V_{DD} \ge 1.8 \text{ V}$	dc	_	10	D	
			V _{DD} > 2.1 V	dc	—	20	D	
			V _{DD} > 2.4 V	dc	_	24	D	
2	t _{LPO}	Internal low-power oscillator period		800	990 (TBD)	1500	D	μS
3	t _{extrst}	External reset pulse width ² ($t_{cyc} = 1/f_{Self_reset}$)		100	—	—	D	ns
4	t _{rstdrv}	Reset low drive		66 x t _{cyc}	—	—	D	ns
5	t _{MSSU}	Active background debug mode latch setup time		500	—	—	D	ns
6	t _{MSH}	Active background debug mode latch hold time		100	—	_	D	ns
7	t _{ILIH,} t _{IHIL}	 IRQ pulse width Asynchronous path² Synchronous path³ 		100 1.5 x t _{cyc}	_	_	D	ns
8	t _{ILIH,} t _{IHIL}	 KBIPx pulse width Asynchronous path² Synchronous path³ 		100 1.5 x t _{cyc}	_	_	D	ns

#	Symbol	Parameter		Min	Typical ¹	Max	С	Unit
9	t _{Rise} , t _{Fall}	Port rise and fall time (load = 50	0 pF) ⁴ , Low Drive)				ns
			Slew rate control disabled (PTxSE = 0)	_	11	_	D	
			Slew rate control enabled (PTxSE = 1)	_	35		D	
			Slew rate control disabled (PTxSE = 0)	_	40	_	D	
			Slew rate control enabled (PTxSE = 1)	_	75		D	

Table 19. Control Timing

¹ Typical values are based on characterization data at V_{DD} = 5.0 V, 25 °C unless otherwise stated.

² This is the shortest pulse that is guaranteed to be recognized as a reset pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.

³ This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

 4 Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range –40 °C to 105 °C.




Figure 8. IRQ/KBIPx Timing

2.11.2 TPM Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Table 20. TPM Input Timing

#	С	Function	Symbol	Min	Мах	Unit
1	—	External clock frequency	f _{TPMext}	dc	f _{Bus} /4	MHz
2	—	External clock period	t _{TPMext}	4	—	t _{cyc}
3	D	External clock high time	t _{clkh}	1.5	_	t _{cyc}
4	D	External clock low time	t _{clkl}	1.5	—	t _{cyc}
5	D	Input capture pulse width	t _{ICPW}	1.5	_	t _{cyc}




Figure 9. Timer External Clock




Figure 10. Timer Input Capture Pulse

2.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the Flash memory.

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the Memory chapter in the Reference Manual for this device (MC9S08JE128RM).

#	Characteristic	Symbol	Min	Typical	Мах	Unit	С
1	Supply voltage for program/erase -40°C to 105°C	V _{prog/erase}	1.8	_	3.6	V	D
2	Supply voltage for read operation	ion V _{Read}		—	3.6	V	D
3	Internal FCLK frequency ¹	f _{FCLK}	150	—	200	kHz	D
4	Internal FCLK period (1/FCLK)	t _{Fcyc}	5	—	6.67	μS	D
5	Byte program time (random location) ²	t _{prog}	9			t _{Fcyc}	Р
6	Byte program time (burst mode) ²	t _{Burst}		4		t _{Fcyc}	Р
7	Page erase time ²	t _{Page}		4000		t _{Fcyc}	Р
8	Mass erase time ²	t _{Mass}		20,000		t _{Fcyc}	Р
9	Program/erase endurance ³ T_L to $T_H = -40^{\circ}C$ to + 105°C $T = 25^{\circ}C$		10,000		_	cycles	С
10	Data retention ⁴	t _{D_ret}	15	100		years	С

Table 22. Flash Characteristics

¹ The frequency of this clock is controlled by a software setting.

² These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

³ **Typical endurance for flash** was evaluated for this product family on the HC9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619, *Typical Endurance for Nonvolatile Memory*.

⁴ Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618, *Typical Data Retention for Nonvolatile Memory.*

4 Revision History

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to: http://freescale.com/

The following revision history table summarizes changes contained in this document.

Rev	Date	Description of Changes
0	6/2009	Initial release of the Data Sheet.
1	7/2009	Updated MCG and XOSC Average internal reference frequency.
2	04/2010	Updated electrical characteristic data.

How to Reach Us:

Home Page: www.freescale.com

E-mail:

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center http://compass.freescale.net/go/168063291 1-800-441-2447 or 1-303-675-2140 Fax: 1-303-675-2150

LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MC9S08JE128 Rev. 3 04/2010 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2009-2010. All rights reserved.

