



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

- · ·	
Details	
Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	48MHz
Connectivity	I ² C, SCI, SPI, USB
Peripherals	LVD, POR, PWM, WDT
Number of I/O	33
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	12K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 6x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc9s08je64clh

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Contents

1	Devices in the MC9S08JE128 series	3
2	Preliminary Electrical Characteristics	12
2.1	Parameter Classification	12
2.2	Absolute Maximum Ratings	13
2.3	Thermal Characteristics	14
2.4	Electrostatic Discharge (ESD) Protection Characteristics	15
2.5	DC Characteristics	16
2.6	Supply Current Characteristics	19
2.7	Comparator (PRACMP) Electricals	21
2.8	12-Bit Digital-to-Analog Converter (DAC12LV) Electricals	22
2.9	ADC Characteristics	23
2.1	0 MCG and External Oscillator (XOSC) Characteristics	28
	1 AC Characteristics	
2.1	2 SPI Characteristics	32
2.1	3 Flash Specifications	35
2.1	4 USB Electricals	36

4 Revision History	43
3.3 Mechanical Drawings	42
3.2 Package Information	42
3.1 Device Numbering System	42
3 Ordering Information	41
2.15 VREF Specifications	35

Related Documentation

Find the most current versions of all documents at: http://www.freescale.com.

Reference Manual —MC9S08JE128RM

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

© Freescale Semiconductor, Inc., 2009-2010. All rights reserved.



1 Devices in the MC9S08JE128 series

The following table summarizes the feature set available in the MC9S08JE128 series of MCUs.

Table 1. MC9S08JE128 series Features by MCU and Package

Feature	МС	9S08JE	MC9S08JE64		
Pin quantity	81 80 64			64	
FLASH size (bytes)		131072		65535	
RAM size (bytes)		12K		12K	
Programmable Analog Comparator (PRACMP)		yes		yes	
Debug Module (DBG)		yes		yes	
Multipurpose Clock Generator (MCG)		yes		yes	
Inter-Integrated Communication (IIC)		yes		yes	
Interrupt Request Pin (IRQ)		yes		yes	
Keyboard Interrupt (KBI)	16	16	7	7	
Port I/O ¹	47	46	33	33	
Dedicated Analog Input Pins		12		12	
Power and Ground Pins		8		8	
Time Of Day (TOD)		yes		yes	
Serial Communications (SCI1)		yes		yes	
Serial Communications (SCI2)		yes		yes	
Serial Peripheral Interface 1 (SPI1 (FIFO))		yes		yes	
Serial Peripheral Interface 2 (SPI2)		yes		yes	
Carrier Modulator Timer pin (IRO)		yes		yes	
TPM input clock pin (TPMCLK)		yes		yes	
TPM1 channels		4		4	
TPM2 channels	4	4	2	2	
XOSC1		yes		yes	
XOSC2		yes		yes	
USB		yes		yes	
Programmable Delay Block (PDB)		yes		yes	
SAR ADC differential channels ²	4 4 3		3		
SAR ADC single-ended channels	8 8 6			6	
Voltage reference output pin (VREFO)		yes		yes	

Port I/O count does not include two (2) output-only and one (1) input-only pins.

² Each differential channel is comprised of 2 pin inputs.

1.1 Pin Assignments

This section shows the pin assignments for the MC9S08JE128 series devices.

1.1.1 64-Pin LQFP

The following two figures show the 64-pin LQFP pinout configuration.




Figure 2. 64-Pin LQFP

Table 3. Package Pin Assignments (Continued)

Pa	ackag	е					
81 MAPBGA	80 LQFP	64 LQFP	Default Function	ALT1	ALT2	ALT3	Composite Pin Name
F5	61	50	VSS3	_	_	_	VSS3
E5	62	51	VDD3	_	_	_	VDD3
C7	63	52	PTE5	TX2	_	_	PTE5/TX2
C6	64	53	PTE6	RX2	_		PTE6/RX2
В6	65	_	PTE7	TPM2CH3	_	_	PTE7/TPM2CH3
В8	66	_	PTF0	TPM2CH2	_	_	PTF0/TPM2CH2
В7	67	54	PTF1	RX2	TPM2CH1	_	PTF1/RX2/TPM2CH1
C5	68	55	PTF2	TX2	TPM2CH0	_	PTF2/TX2/TPM2CH0
A8	69	_	PTF3	SCL	_	_	PTF3/SCL
A7	70	_	PTF4	SDA	_	_	PTF4/SDA
B5	71	_	PTF5	KBI2P7	_	_	PTF5/KBI2P7
A6	72	56	VUSB33	_	_	_	VUSB33
В4	73	57	USB_DM	_	_		USB_DM
A4	74	58	USB_DP	_	_	_	USB_DP
A5	75	59	VBUS	_	_	_	VBUS
F6	76	60	VSS1	_	_	_	VSS1
E6	77	61	VDD1	_	_	_	VDD1
А3	78	62	PTF6	MOSI1	_	_	PTF6/MOSI1
B1	79	63	PTF7	MISO1	_	_	PTF7/MISO1
A2	80	64	PTG0	SPSCK1	_	_	PTG0/SPSCK1
В3	_	_	PTG1	_	_	_	PTG1

This section contains electrical specification tables and reference timing diagrams for the MC9S08JE128/64 microcontroller, including detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications.

The electrical specifications are preliminary and are from previous designs or design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. These specifications will, however, be met for production silicon. Finalized specifications will be published after complete characterization and device qualifications have been completed.

NOTE

The parameters specified in this data sheet supersede any values found in the module specifications.

2.1 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 4. Parameter Classifications

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

2.2 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in the following table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

#	Rating	Symbol	Value	Unit
1	Supply voltage	V_{DD}	-0.3 to +3.8	V
2	Maximum current into V _{DD}	I _{DD}	120	mA
3	Digital input voltage	V _{In}	-0.3 to $V_{DD} + 0.3$	V
4	Instantaneous maximum current Single pin limit (applies to all port pins) ^{1, 2, 3}	I _D	± 25	mA
5	Storage temperature range	T _{stg}	-55 to 150	°C

Table 5. Absolute Maximum Ratings

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}).

Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

 $^{^2}$ $\,$ All functional non-supply pins are internally clamped to $\rm V_{SS}$ and $\rm V_{DD}.$

Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

Solving Equation 1 and Equation 2 for K gives:

$$K = P_D \times (T_A + 273^{\circ}C) + \theta_{JA} \times (P_D)^2$$
 Eqn. 3

where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving Equation 1 and Equation 2 iteratively for any value of T_A .

2.4 ESD Protection Characteristics

Although damage from static discharge is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with CDF-AEC-Q00 Stress Test Qualification for Automotive Grade Integrated Circuits. (http://www.aecouncil.com/) This device was qualified to AEC-Q100 Rev E.

A device is considered to have failed if, after exposure to ESD pulses, the device no longer meets the device specification requirements. Complete dc parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Value Unit Model Description Symbol **Human Body** Series Resistance R1 1500 \mathbf{O} Storage Capacitance С 100 pF Number of Pulse per pin 3 Machine Series Resistance R1 0 Ω С 200 pF Storage Capacitance Number of Pulse per pin 3 Latch-up Minimum input voltage limit -2.5٧ 7.5 ٧ Maximum input voltage limit

Table 7. ESD and Latch-up Test Conditions

Table 8. ESD and Latch-Up Protection Characteristics

#	Rating	Symbol	Min	Max	Unit	С
1	Human Body Model (HBM)	V_{HBM}	±2000	_	V	T
2	Machine Model (MM)	V _{MM}	±200	_	V	T
3	Charge Device Model (CDM)	V _{CDM}	±500	_	V	T
4	Latch-up Current at T _A = 125°C	I _{LAT}	±100	_	mA	T

Table 9. DC Characteristics (Continued)

Num	Symbol	Characteristic	Condition	Min	Typ ¹	Max	Unit	С
7	V _{IL}	Input low voltage all digital inputs						
			all digital inputs, V _{DD} > 2.7 V	_	_	0.35 x V _{DD}	V	Р
			all digital inputs, 2.7 > V _{DD} ≥ 1.8 V	_	_	0.30 x V _{DD}	V	Р
8	V _{hys}	Input hysteresis all digital input	s —	0.06 x V _{DD}	_	_	mV	С
9	I _{In}	Input leakage all input onl current pin (Per pin		_	_	0.25 (TBD)	μА	Р
10	I _{OZ}	Hi-Z (off-state) all input/output leakage current (per pin	$V_{In} = V_{DD}$ or V_{SS}	_	_	1(TBD)	μА	Р
11	I _{OZ}	Leakage current all input/output (per pin pins (DACO, VREFO)		_	_	(TBD)	μА	Р
12	I _{InT}	Total Leakage For all pin Current ³	S	_	_	2	μА	D
13	R _{PU}	Pull-up resistors	_	17.5	_	52.5	kΩ	Р
14	R _{PD}	Internal pull-down resistors ⁴	_	17.5	_	52.5	kΩ	Р
15	I _{IC}	DC injection Single pin limit current ^{5, 6, 7}						
			$V_{SS} > V_{IN} > V_{DD}$	-0.2	_	0.2	mA	D
		Total MCU limit	, includes sum	of all str	essed pii	ns		
			$V_{SS} > V_{IN} > V_{DD}$	- 5	_	5	mA	D
16	C _{In}	Input Capacitance, all pins	_		_	8	pF	С
17	V_{RAM}	RAM retention voltage		_	0.6	1.0	V	С
18	V _{POR}	POR re-arm voltage ⁸	_	0.9	1.4	1.79	V	С
19	t _{POR}	POR re-arm time		10	_	_	μS	D

Table 9. DC Characteristics (Continued)

Num	Symbol	Charac	cteristic	Condition	Min	Typ ¹	Max	Unit	С
20	V _{LVDH} ⁹	Low-voltage detection threshold — high range	V _{DD} falling						
					2.11	2.16	2.22	V	Р
			V _{DD} rising						
				_	2.16	2.23	2.27	V	Р
21	V _{LVDL}	Low-voltage detection threshold — low range ⁹	V _{DD} falling						
					1.80	1.84	1.88	V	Р
			V _{DD} rising		•				
				_	1.88	1.93	1.96	V	Р
22	V _{LVWH}	Low-voltage warning threshold — high range ⁹	V _{DD} falling						
					2.36	2.46	2.56	V	Р
			V _{DD} rising		•				
				_	2.36	2.46	2.56	V	Р
23	V _{LVWL}	Low-voltage warning threshold — low range ⁹	V _{DD} falling						
					2.11	2.16	2.22	V	Р
			V _{DD} rising						
				_	2.16	2.23	2.27	V	Р
24	V _{hys}	Low-voltage inhit hysteresis ¹⁰		_	_	50		mV	С
25	V_{BG}	Bandgap Voltage	Reference ¹¹	_	1.15	1.17	1.18	V	Р

¹ Typical values are measured at 25°C. Characterized, not tested

² As the supply voltage rises, the LVD circuit will hold the MCU in reset until the supply has risen above V_{LVDL}.

Total Leakage current is the sum value for all GPIO pins; this leakage current is not distributed evenly across all pins but characterization data shows that individual pin leakage current maximums are less than 250 nA.

⁴ Measured with $V_{In} = V_{DD}$.

 $^{^{5}}$ All functional non-supply pins are internally clamped to V_{SS} and V_{DD} .

Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

Table 10. Supply Current Characteristics (Continued)

#	Symbol	Parameter	Bus Freq	V _{DD} (V)	Typ ¹	Max	Unit	Temp (°C)	С
5	WI _{DD}	Wait mode FEI mode supply current	, all modules	OFF			1	1	
			24 MHz	3	TBD	6	mA	-40 to	С
			20 MHz	3	TBD	_	mA	-40 to 105	Т
			8 MHz	3	TBD	_	mA	-40 to 105	Т
			1 MHz	3	TBD	_	mA	-40 to 105	Т
6	S2I _{DD}	Stop2 mode supply cur- rent							
			N/A	3	0.39	0.6	μA	–40 to 25	Р
			N/A	3	TBD	TBD	μA	70	С
			N/A	3	7	TBD	μA	85	С
			N/A	3	16	TBD	μΑ	105	Р
			N/A	2	TBD	TBD	μA	-40 to 25	С
			N/A	2	TBD	TBD	μΑ	70	С
			N/A	2	TBD	TBD	μA	85	С
			N/A	2	TBD	TBD	μΑ	105	С
7	S3I _{DD}	Stop3 mode No clocks supply current	active						
			N/A	3	0.55	0.9	μA	-40 to 25	Р
			N/A	3	TBD	TBD	μΑ	70	С
			N/A	3	14	TBD	μΑ	85	С
			N/A	3	37	TBD	μΑ	105	Р
			N/A	2	TBD	TBD	μA	-40 to 25	С
			N/A	2	TBD	TBD	μΑ	70	С
			N/A	2	14	TBD	μΑ	85	С
			N/A	2	TBD	TBD	μΑ	105	С

¹ Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

Table 12. PRACMP Electrical Specifications

#	Characteristic	Symbol	Min	Typical	Max	Unit	С
10	Programmable reference generator inputs	$V_{In2}(V_{DD25})$	1.8	_	2.75	V	_
11	Programmable reference generator setup delay	t _{PRGST}	_	1	_	μs	D
12	Programmable reference generator step size	Vstep	-0.25	1	0.25	LSB	D
13	Programmable reference generator voltage range	Vprgout	V _{In} /32	_	V _{in}	V	Р

2.8 12-bit DAC Electricals

Table 13. DAC 12LV Operating Requirements

#	Characteristic	Symbol	Min	Max	Unit	С	Notes
1	Supply voltage	V _{DDA}	1.8	3.6	V	Р	
2	Reference voltage	V_{DACR}	1.15	3.6	V	С	
3	Temperature	T _A	-40	105	°C	С	
4	Output load capacitance	C _L	_	100	pF	С	A small load capacitance (47 pF) can improve the bandwidth performance of the DAC.
5	Output load current	Ι _L	_	1	mA	С	

2.9 ADC Characteristics

Table 15. 12-bit ADC Operating Conditions

#	Symb	Characteristic	Conditions	Min	Typ ¹	Max	Unit	С	Comment
1	V _{DDAD}	Supply voltage	Absolute	1.8	_	3.6	V	D	
2	ΔV_{DDAD}		Delta to V _{DD} (V _{DD} -V _{DDAD}) ²	-100	0	+100	mV	D	
3	ΔV_{SSAD}	Ground voltage	Delta to V _{SS} (V _{SS} -V _{SSAD}) ²	-100	0	+100	mV	D	
4	V _{REFH}	Ref Voltage High		1.13	V_{DDAD}	V_{DDAD}	V	D	
5	V _{REFL}	Ref Voltage Low		V_{SSAD}	V_{SSAD}	V_{SSAD}	V	D	
6	V _{ADIN}	Input Voltage		V_{REFL}	_	V_{REFH}	V	D	
7	C _{ADIN}	Input Capacitance		_	4	5	pF	С	
8	R _{ADIN}	Input Resistance		_	2	5	kΩ	С	
9	R _{AS}	Analog Source Resistance							External to MCU Assumes ADLSMP=0
			12-bit mode f _{ADCK} > 4 MHz	_	_	2	kΩ	С	
			f _{ADCK} < 4 MHz	_	_	5	kΩ	С	
			11/10-bit mode f _{ADCK} > 8 MHz	_	_	2	kΩ	С	
			4 MHz < f _{ADCK} < 8 MHz	_	_	5	kΩ	С	
			f _{ADCK} < 4 MHz	_	_	10	kΩ	С	
			9/8-bit mode f _{ADCK} > 4 MHz	_	_	5	kΩ	С	
			f _{ADCK} < 4 MHz	_	_	10	kΩ	С	
10	f _{ADCK}	ADC Conversion Clock Freq.	High Speed (ADLPC=0, ADHSC=1)	1.0	_	8.0	MHz	D	
			High Speed (ADLPC=0, ADHSC=0)	1.0	_	5.0	MHz	D	
			Low Power (ADLPC=1, ADHSC=1)	1.0	_	2.5	MHz	D	

 $^{^{1}\,}$ Typical values assume V_{DDAD} = 3.0 V, Temp = 25 °C, f_{ADCK}=1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² DC potential difference.

Table 16. 12-bit SAR ADC Characteristics full operating range $(V_{REFH} = V_{DDAD}, > 1.8, V_{REFL} = V_{SSAD} \le 8 \text{ MHz})$ (Continued)

Characterist ic	Conditions ¹	Symb	Min	Typ ²	Max	Unit	С	Comment
Zero-Scale Error	12-bit single-ended mode	E _{ZS}	_	±0.7	±2.0	LSB ²	Т	V _{ADIN} = V _{SSAD}
	11-bit differential mode 10-bit single-ended mode		_	±0.4 ±0.4	±1.0 ±1.0		Т	
	9-bit differential mode 8-bit single-ended mode		1 1	±0.2 ±0.2	±0.5 ±0.5		Т	
Full-Scale Error	12-bit single-ended mode	E _{FS}		±1.0	±3.5	LSB ²	Т	V _{ADIN} = V _{DDAD}
	11-bit differential mode 10-bit single-ended mode		_	±0.4 ±0.4	±1.5 ±1.5		Т	
	9-bit differential mode 8-bit single-ended mode		_	±0.2 ±0.2	±0.5 ±0.5		Т	
Quantization Error	All modes	E _Q	_	_	±0.5	LSB ²	D	
Input Leakage Error	all modes	E _{IL}	I _{In} * R _{AS}		mV	D	I _{In} = leakage current (refer to DC characteristi cs)	
Temp Sensor Slope	−40°C − 25°C	m	_	1.646	_	mV/x C	С	
	25°C – 125°C		_	1.769	_			
Temp Sensor Voltage	25°C	V _{TEMP2}	_	701.2	_	mV	С	

¹ All accuracy numbers assume the ADC is calibrated with V_{REFH}=V_{DDAD}

28 Freescale Semiconductor

Typical values assume V_{DDAD} = 3.0V, Temp = 25°C, f_{ADCK}=2.0MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
 1 LSB = (V_{REFH} - V_{REFL})/2^N

2.11 AC Characteristics

This section describes ac timing characteristics for each peripheral system.

2.11.1 Control Timing

Table 19. Control Timing

#	Symbol	Parameter		Min	Typical ¹	Max	С	Unit
1	f _{Bus}	Bus frequency $(t_{cyc} = 1/f_{Bus})$		ı	I	I		MHz
			$V_{DD} \ge 1.8 \text{ V}$	dc	_	10	D	
			V _{DD} > 2.1 V	dc	_	20	D	
			V _{DD} > 2.4 V	dc	_	24	D	
2	t _{LPO}	Internal low-power oscillator period		800	990 (TBD)	1500	D	μS
3	t _{extrst}	External reset pulse width ² (t _{cyc} = 1/f _{Self_reset})		100	_	_	D	ns
4	t _{rstdrv}	Reset low drive		66 x t _{cyc}	_	_	D	ns
5	t _{MSSU}	Active background debug mode latch setup time		500	_	_	D	ns
6	t _{MSH}	Active background debug mode latch hold time		100	_	_	D	ns
7	t _{ILIH} , t _{IHIL}	IRQ pulse width Asynchronous path ² Synchronous path ³		100 1.5 x t _{cyc}	_	_	D	ns
8	t _{ILIH,} t _{IHIL}	KBIPx pulse width Asynchronous path ² Synchronous path ³		100 1.5 x t _{cyc}	_	_	D	ns

Table 19. Control Timing

#	Symbol	Parameter		Min	Typical ¹	Max	С	Unit
9	t _{Rise} , t _{Fall}	Port rise and fall time (load = 50	0 pF) ⁴ , Low Drive)			,	ns
			Slew rate control disabled (PTxSE = 0)	_	11	_	D	
			Slew rate control enabled (PTxSE = 1)	_	35	_	D	
			Slew rate control disabled (PTxSE = 0)	_	40	_	D	
			Slew rate control enabled (PTxSE = 1)	1	75	1	D	

¹ Typical values are based on characterization data at $V_{DD} = 5.0 \text{ V}$, 25 °C unless otherwise stated.




Figure 7. Reset Timing




Figure 8. IRQ/KBIPx Timing

² This is the shortest pulse that is guaranteed to be recognized as a reset pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.

This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

 $^{^4}$ Timing is shown with respect to 20% $\rm V_{DD}$ and 80% $\rm V_{DD}$ levels. Temperature range –40 °C to 105 °C.

2.11.2 TPM Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Table :	20.	TPM	Input	Timing
---------	-----	-----	-------	--------

#	С	Function	Symbol	Min	Max	Unit
1	_	External clock frequency	f _{TPMext}	dc	f _{Bus} /4	MHz
2	_	External clock period	t _{TPMext}	4	_	t _{cyc}
3	D	External clock high time	t _{clkh}	1.5	_	t _{cyc}
4	D	External clock low time	t _{clkl}	1.5	_	t _{cyc}
5	D	Input capture pulse width	t _{ICPW}	1.5	_	t _{cyc}




Figure 9. Timer External Clock






Figure 10. Timer Input Capture Pulse



NOTES:

- 1. \overline{SS} output mode (MODFEN = 1, SSOE = 1).
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 11. SPI Master Timing (CPHA = 0)



NOTES:

- 1. \overline{SS} output mode (MODFEN = 1, SSOE = 1).
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 12. SPI Master Timing (CPHA = 1)

2.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the Flash memory.

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the Memory chapter in the Reference Manual for this device (MC9S08JE128RM).

Table 22. Flash Characteristics

#	Characteristic	Symbol	Min	Typical	Max	Unit	С
1	Supply voltage for program/erase -40°C to 105°C	V _{prog/erase}	1.8	_	3.6	V	D
2	Supply voltage for read operation	V _{Read}	1.8 — 3.6		3.6	V	D
3	Internal FCLK frequency ¹	f _{FCLK}	150	_	200	kHz	D
4	Internal FCLK period (1/FCLK)	t _{Fcyc}	5	_	6.67	μS	D
5	Byte program time (random location) ²	t _{prog}	9			t _{Fcyc}	Р
6	Byte program time (burst mode) ²	t _{Burst}		4		t _{Fcyc}	Р
7	Page erase time ²	t _{Page}		4000		t _{Fcyc}	Р
8	Mass erase time ²	t _{Mass}		20,000		t _{Fcyc}	Р
9	Program/erase endurance ³ T _L to T _H = -40°C to + 105°C T = 25°C		10,000	— 100,000	_ _	cycles	С
10	Data retention ⁴	t _{D_ret}	15	100	-	years	С

The frequency of this clock is controlled by a software setting.

These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

³ **Typical endurance for flash** was evaluated for this product family on the HC9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619, *Typical Endurance for Nonvolatile Memory*.

⁴ **Typical data retention** values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618, *Typical Data Retention for Nonvolatile Memory.*

2.15 VREF Electrical Specifications

Table 24. VREF Electrical Specifications

Num	Characteristic	Symbol	Min	Max	Unit	С
1	Supply voltage	V _{DDA}	1.80	3.6	V	С
2	Temperature	T _A	-40	105	°C	С
3	Output Load Capacitance	C _L	_	100	nf	D
4	Maximum Load	_	_	10	mA	<u> </u>
5	Voltage Reference Output with Factory Trim. $V_{DD} = 3 \text{ V.}$	Vout	1.140	1.160	V	Р
6	Temperature Drift (Vmin - Vmax across the full temperature range)	Tdrift	_	10 (TBD)	mV ¹	Т
7	Aging Coefficient	Ac	_	TBD	ppm/year	С
8	Powered down Current (Off Mode, VREFEN=0, VRSTEN=0)	I	_	0.10	μΑ	С
9	Bandgap only (MODE_LV[1:0] = 00)	I	_	75	μΑ	Т
10	Low-Power buffer (MODE_LV[1:0] = 01)	I	_	125	μΑ	Т
11	Tight-Regulation buffer (MODE_LV[1:0] = 10)	ı	_	1.1	mA	Т
12	Load Regulation MODE_LV = 10	_	_	100	μV/mA	С
13	Line Regulation (Power Supply	DC	_	TBD	mV	С
14	Rejection)	AC	TBD	_	dB	

¹ See typical chart below.

Table 25. VREF Limited Range Operating Requirements

#	Characteristic	Symbol	Min	Max	Unit	С	Notes
1	Temperature	T _A	0	50	°C	С	

Table 26. VREF Limited Range Operating Behaviors

#	Characteristic	Symbol	Min	Max	Unit	С	Notes
1	Voltage Reference Output with Factory Trim	Vout	TBD	TBD	μA	С	

How to Reach Us:

Home Page:

www.freescale.com

E-mail:

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center http://compass.freescale.net/go/168063291 1-800-441-2447 or 1-303-675-2140

Fax: 1-303-675-2150

LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MC9S08JE128

Rev. 3 04/2010 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2009-2010. All rights reserved.

