

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Obsolete
Core Processor	Coldfire V2
Core Size	32-Bit Single-Core
Speed	166.67MHz
Connectivity	CANbus, EBI/EMI, I <sup>2</sup> C, SPI, SSI, UART/USART, USB OTG
Peripherals	DMA, LCD, PWM, WDT
Number of I/O	55
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	1.4V ~ 1.6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	196-LBGA
Supplier Device Package	196-MAPBGA (15x15)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mcf52277cvm160j

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





I<sup>2</sup>C – Inter-intergrated circuit

- **INTC** Interrupt controller
- JTAG Joint Test Action Group interface



UART

### MCF5227x ColdFire<sup>®</sup> Microprocessor Data Sheet, Rev. 8

- Universal asynchronous receiver/transmitter

USB OTG - Universal Serial Bus On-the-Go controller



Hardware Design Considerations

## 3.3 ADC Power Filtering

To minimize noise, an external filters is required for the  $ADCV_{DD}$  power pin. The filter shown in Figure 4 should be connected between the board  $EV_{DD}$  and the  $ADCV_{DD}$  pin. The resistor and capacitors should be placed as close to the dedicated  $ADCV_{DD}$  pin as possible.



Figure 4. ADC V<sub>DD</sub> Power Filter

## 3.4 Supply Voltage Sequencing

The relationship between SDV<sub>DD</sub> and EV<sub>DD</sub> is non-critical during power-up and power-down sequences. Both SDV<sub>DD</sub> (2.5V or 3.3V) and EV<sub>DD</sub> are specified relative to IV<sub>DD</sub>.

### 3.4.1 Power Up Sequence

If  $EV_{DD}/SDV_{DD}$  are powered up with  $IV_{DD}$  at 0 V, then the sense circuits in the I/O pads will cause all pad output drivers connected to the  $EV_{DD}/SDV_{DD}$  to be in a high impedance state. There is no limit on how long after  $EV_{DD}/SDV_{DD}$  powers up before  $IV_{DD}$  must powered up.  $IV_{DD}$  should not lead the  $EV_{DD}$ ,  $SDV_{DD}$  or  $PLLV_{DD}$  by more than 0.4 V during power ramp-up, or there will be high current in the internal ESD protection diodes. The rise times on the power supplies should be slower than 500 us to avoid turning on the internal ESD protection clamp diodes.

## 3.4.2 Power Down Sequence

If  $IV_{DD}$ /PLLV<sub>DD</sub> are powered down first, then sense circuits in the I/O pads will cause all output drivers to be in a high impedance state. There is no limit on how long after  $IV_{DD}$  and PLLV<sub>DD</sub> power down before  $EV_{DD}$  or  $SDV_{DD}$  must power down.  $IV_{DD}$  should not lag  $EV_{DD}$ ,  $SDV_{DD}$ , or PLLV<sub>DD</sub> going low by more than 0.4 V during power down or there will be undesired high current in the ESD protection diodes. There are no requirements for the fall times of the power supplies.

The recommended power down sequence is as follows:

- 1. Drop  $IV_{DD}/PLLV_{DD}$  to 0 V.
- 2. Drop  $EV_{DD}/SDV_{DD}$  supplies.



## 3.5 **Power Consumption Specifications**

All application power consumption data is lab data measured on an M52277EVB running the Freescale Linux BSP.

Core Freq.		ldle (LCD image)	ldle (audio image)	Button Demo	Slideshow Demo	MP3 Playback	USB FS File Copy	Units
	IV <sub>DD</sub>	61.4	59.2	84.7	96.5	89.2	89.5	
100 141-	EV <sub>DD</sub>	28.87	25.73	35.3	34.6	33.46	29.86	mA
160 MHz	SDV <sub>DD</sub>	18.8	18.57	21.8	23.9	22.66	22.2	
	Total Power	221.211	207.135	282.78	301.95	285.006	272.748	mW

#### Table 3. MCF52277 Application Power Consumption<sup>1</sup>

<sup>1</sup> All voltage rails at nominal values:  $IV_{DD} = 1.5 V$ ,  $EV_{DD} = 3.3 V$ , and  $SDV_{DD} = 1.8 V$ .



Figure 5. Power Consumption in Various Applications

All current consumption data is lab data measured on a single device using an evaluation board. Table 4 shows the typical power consumption in low-power modes. These current measurements are taken after executing a STOP instruction.

Table 4. Current Consumption in Low-Power Modes<sup>1,2</sup>

		System Frequency							
Mode	Voltage Supply	80MHz	64MHz	48MHz	32MHz	4MHz (LIMP mode)			
RUN	IV <sub>DD</sub> (mA)	75.1	62.7	49.2	36.6	3.5			
Non	Power (mW)	112.65	94.05	73.80	54.90	5.25			
\\/AIT	IV <sub>DD</sub> (mA)	61.9	52.8	42.0	31.7	2.9			
117,444	Power (mW)	92.85	79.20	63.00	47.55	4.35			

MCF5227x ColdFire<sup>®</sup> Microprocessor Data Sheet, Rev. 8



**Pin Assignments and Reset States** 

Signal Name	GPIO	Alternate 1	Alternate 2	Pull-up (U) <sup>1</sup> Pull-down (D)	Direction <sup>2</sup>	Voltage Domain	MCF52274 176 LQFP	MCF52277 196 MAPBGA
ALLPST	—	_	_	_	0	EVDD	76	—
JTAG_EN	—	_	_	D	I	EVDD	79	K10
PSTCLK	—	TCLK	_	U	0	EVDD	74	P8
DSI	—	TDI	—	U	I	EVDD	78	M11
DSO	—	TDO	—	_	0	EVDD	81	L11
BKPT	—	TMS	—	U	I	EVDD	80	N11
DSCLK	—	TRST	—	U	Ι	EVDD	77	P11
			Test					
TEST	—	—	—	D	Ι	EVDD	134	E10
		Po	ower Supplies					
IVDD				—		—	39, 75, 114, 138, 171	K5, F10, E5, J10
EVDD		_	_	—			12, 72, 73, 94, 111, 148, 176	E6, E7, F5, F6, G5, H9, J9, K8, K9
SD_VDD	—	_	—	—		—	14, 43, 44, 70, 113, 132, 146	E8, E9, F9, G9, H5, J5, J6, K6, K7
VDD_OSC	—		—		_	_	108	G13
VDD_PLL	—		—		_	_	104	H14
VDD_USB	—	_	—	—		_	151	B10
VDD_RTC	—	_	—	_	-	_	101	J13
VDD_ADC	—		—		_	_	91	L13
VSS	—	_	_	—	_	—	1, 13, 45, 71, 93, 112, 133, 147	F7, F8, G6–G8, H6–H8, J7, J8
VSS_OSC	_	_	_	_	—		107	H13
VSS_ADC	—	—	—	—	—	_	92	L14

#### Table 6. MCF5227x Signal Information and Muxing (continued)

<sup>1</sup> Pull-ups are generally only enabled on pins with their primary function, except as noted.

<sup>2</sup> Refers to pin's primary function.

<sup>3</sup> Enabled only in oscillator bypass mode (internal crystal oscillator is disabled).

<sup>4</sup> GPIO functionality is determined by the edge port module. The GPIO module is only responsible for assigning the alternate functions.

<sup>5</sup> Pull-up when  $\overline{\text{DREQ}}$  controls the pin.

<sup>6</sup> The 176 LQFP device only supports a 12-bit LCD data bus.

<sup>7</sup> DSPI or SBF signal functionality is controlled by RESET. When asserted, these pins are configured for serial boot; when negated, the pins are configured for DSPI.

<sup>8</sup> Pull-up when the serial boot facility (SBF) controls the pin.



#### Pin Assignments and Reset States

<sup>9</sup> If JTAG\_EN is asserted, these pins default to alternate 1 (JTAG) functionality. The GPIO module is not responsible for assigning these pins.

## 4.2 Pinout—176 LQFP

The pinout for the MCF52274 package is shown below.





## 4.3 Pinout—196 MAPBGA

The pinout for the MCF52277 package is shown below.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	
A	LCD_D6	LCD_D5	LCD_D4	LCD_D2	LCD_ LSCLK	TOIN	U1TXD	U1RXD	USB_DM	USB_DP	FB_CS2	FB_A21	FB_A17	FB_A16	A
в	LCD_D8	LCD_D7	LCD_D3	LCD_D1	LCD_ ACD/OE	T1IN	IRQ_1	U1RTS	DSPI_ PCS0	VDD_ USB	FB_CS3	FB_A20	FB_A18	FB_A15	в
с	LCD_D13	LCD_D12	LCD_D10	LCD_D0	I2C_SCL	T2IN	IRQ_4	U1CTS	DSPI_ SCK	FB_CS0	FB_A23	FB_A19	FB_A14	FB_A13	с
D	LCD_D15	LCD_D14	LCD_D11	LCD_D9	I2C_SDA	T3IN	IRQ_7	DSPI_SIN	DSPI_ SOUT	FB_CS1	FB_A22	FB_A12	FB_A11	FB_A10	D
Е	LCD_LP/ HSYNC	LCD_FLM/ VSYNC	LCD_D17	LCD_D16	IVDD	EVDD	EVDD	SDVDD	SDVDD	TEST	FB_A9	FB_A8	FB_A7	FB_A6	E
F	SD_CS0	SD_CKE	SD_WE	FB_TS	EVDD	EVDD	VSS	VSS	SDVDD	IVDD	FB_A5	FB_A4	FB_A3	EXTAL	F
G	FB_D15	FB_D14	FB_D13	FB_D12	EVDD	VSS	VSS	VSS	SDVDD	BOOT MOD1	FB_A2	FB_A1	VDD_ OSC	XTAL	G
н	FB_D11	FB_D10	FB_D9	FB_D8	SDVDD	VSS	VSS	VSS	EVDD	BOOT MOD0	FB_A0	FB_TA	VSS_ OSC	VDD_ PLL	н
J	FB_BE/ BWE1	SD_DQS3	FB_BE/ BWE3	FB_D31		SDVDD	VSS	VSS	EVDD	IVDD	RESET	UORTS	VDD_ RTC	RTC_ EXTAL	J
к	FB_D30	FB_D29	FB_D28	FB_D27	IVDD		SDVDD	EVDD	EVDD	JTAG_EN	RSTOUT	UOCTS	U0RXD	RTC_ XTAL	к
L	FB_D26	FB_D25	FB_D24	SD_A10	FB_D17	FB_BE/ BWE0	FB_D4	FB_D0	PST3	DDATA3	TDO	U0TXD	VDD_ ADC	VSS_ ADC	L
м	SD_CLK	SD_ SDR_DQS	FB_D23	FB_D20	FB_D16	FB_D7	FB_D3	FB_R/W	PST2	DDATA2	TDI	ADC_ REF	ADC_IN1	ADC_IN0	м
N	SD_CLK	SD_CAS	FB_D22	FB_D19	FB_BE/ BWE2	FB_D6	FB_D2	FB_OE	PST1	DDATA1	TMS	ADC_IN6	ADC_IN4	ADC_IN2	N
Ρ	FB_CLK	SD_RAS	FB_D21	FB_D18	SD_ DQS0	FB_D5	FB_D1	TCLK	PST0	DDATA0	TRST	ADC_IN7	ADC_IN5	ADC_IN3	Ρ
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	

#### Figure 8. MCF52277 Pinout (196 MAPBGA)

# **5** Electrical Characteristics

This document contains electrical specification tables and reference timing diagrams for the MCF5227x microprocessor. This section contains detailed information on DC/AC electrical characteristics and AC timing specifications.

The electrical specifications are preliminary and are from previous designs or design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle, however for production silicon these specifications will be met. Finalized specifications will be published after complete characterization and device qualifications have been completed.



### NOTE

The parameters specified in this MCU document supersede any values found in the module specifications.

## 5.1 Maximum Ratings

### Table 7. Absolute Maximum Ratings<sup>1, 2</sup>

Characteristic	Symbol	Value	Unit
Core Supply Voltage	IV <sub>DD</sub>	-0.5 to +2.0	V
CMOS Pad Supply Voltage	EV <sub>DD</sub>	-0.3 to +4.0	V
DDR/Memory Pad Supply Voltage	SDV <sub>DD</sub>	-0.3 to +4.0	V
Oscillator Supply Voltage	OSCV <sub>DD</sub>	-0.3 to +4.0	V
PLL Supply Voltage	PLLV <sub>DD</sub>	-0.3 to +2.0	V
RTC Supply Voltage	RTCV <sub>DD</sub>	-0.5 to +2.0	V
Digital Input Voltage <sup>3</sup>	V <sub>IN</sub>	-0.3 to +3.6	V
Instantaneous Maximum Current Single pin limit (applies to all pins) <sup>3, 4, 5</sup>	Ι <sub>D</sub>	25	mA
Operating Temperature Range (Packaged)	T <sub>A</sub> (T <sub>L</sub> – T <sub>H</sub> )	-40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C

<sup>1</sup> Functional operating conditions are given in Section 5.4, "DC Electrical Specifications." Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Continued operation at these levels may affect device reliability or cause permanent damage to the device.

<sup>2</sup> This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or EV<sub>DD</sub>).

<sup>3</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

<sup>4</sup> All functional non-supply pins are internally clamped to V<sub>SS</sub> and EV<sub>DD</sub>.

<sup>5</sup> Power supply must maintain regulation within operating  $EV_{DD}$  range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{in} > EV_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $EV_{DD}$  and could result in external power supply going out of regulation. Insure external  $EV_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power (ex; no clock). Power supply must maintain regulation within operating  $EV_{DD}$  range during instantaneous and operating maximum current conditions.



## 5.3 ESD Protection

Characteristic	Symbol	Value	Unit
ESD Target for Human Body Model	HBM	2000	V

 Table 9. ESD Protection Characteristics<sup>1,2</sup>

<sup>1</sup> All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

<sup>2</sup> A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing is performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

## 5.4 DC Electrical Specifications

### **Table 10. DC Electrical Specifications**

Characteristic	Symbol	Min	Мах	Unit
Core Supply Voltage	IV <sub>DD</sub>	1.4	1.6	V
PLL Supply Voltage	PLLV <sub>DD</sub>	1.4	1.6	V
RTC Supply Voltage	RTCV <sub>DD</sub>	1.4	1.6	V
CMOS Pad Supply Voltage	EV <sub>DD</sub>	3.0	3.6	V
SDRAM and FlexBus Supply Voltage Mobile DDR/Bus Pad Supply Voltage (nominal 1.8V) DDR/Bus Pad Supply Voltage (nominal 2.5V) SDR/Bus Pad Supply Voltage (nominal 3.3V)	SDV <sub>DD</sub>	1.7 2.25 3.0	1.95 2.75 3.6	V
USB Supply Voltage	USBV <sub>DD</sub>	3.0	3.6	V
Oscillator Supply Voltage	OSCV <sub>DD</sub>	3.0	3.6	V
CMOS Input High Voltage	EVIH	2	EV <sub>DD</sub> + 0.3	V
CMOS Input Low Voltage	EVIL	V <sub>SS</sub> – 0.3	0.8	V
CMOS Output High Voltage I <sub>OH</sub> = -5.0 mA	EV <sub>OH</sub>	EV <sub>DD</sub> – 0.4	_	V
CMOS Output Low Voltage I <sub>OL</sub> = 5.0 mA	EV <sub>OL</sub>	_	0.4	V
SDRAM and FlexBus Input High Voltage Mobile DDR/Bus Input High Voltage (nominal 1.8V) DDR/Bus Pad Supply Voltage (nominal 2.5V) SDR/Bus Pad Supply Voltage (nominal 3.3V)	SDV <sub>IH</sub>	1.35 1.7 2	$\begin{array}{l} \text{SDV}_{\text{DD}} + 0.3 \\ \text{SDV}_{\text{DD}} + 0.3 \\ \text{SDV}_{\text{DD}} + 0.3 \end{array}$	V
SDRAM and FlexBus Input Low Voltage Mobile DDR/Bus Input High Voltage (nominal 1.8V) DDR/Bus Pad Supply Voltage (nominal 2.5V) SDR/Bus Pad Supply Voltage (nominal 3.3V)	SDV <sub>IL</sub>	V <sub>SS</sub> - 0.3 V <sub>SS</sub> - 0.3 V <sub>SS</sub> - 0.3	0.45 0.8 0.8	V



Characteristic	Symbol	Min	Мах	Unit
SDRAM and FlexBus Output High Voltage Mobile DDR/Bus Input High Voltage (nominal 1.8V) DDR/Bus Pad Supply Voltage (nominal 2.5V) SDR/Bus Pad Supply Voltage (nominal 3.3V) I <sub>OH</sub> = -5.0 mA for all modes	SDV <sub>OH</sub>	1.4 2.1 2.4	 	V
SDRAM and FlexBus Output Low Voltage Mobile DDR/Bus Input High Voltage (nominal 1.8V) DDR/Bus Pad Supply Voltage (nominal 2.5V) SDR/Bus Pad Supply Voltage (nominal 3.3V) I <sub>OL</sub> = 5.0 mA for all modes	SDV <sub>OL</sub>		0.3 0.3 0.5	V
Input Leakage Current $V_{in} = V_{DD}$ or $V_{SS}$ , Input-only pins	l <sub>in</sub>	-1.0	1.0	μΑ
Weak Internal Pull-Up Device Current, tested at V <sub>IL</sub> Max. <sup>1</sup>	I <sub>APU</sub>	-10	-130	μΑ
Input Capacitance <sup>2</sup> All input-only pins All input/output (three-state) pins	C <sub>in</sub>		7 7	pF

### Table 10. DC Electrical Specifications (continued)

<sup>1</sup> Refer to the signals section for pins having weak internal pull-up devices.

 $^{2}$  This parameter is characterized before qualification rather than 100% tested.

## 5.5 Oscillator and PLL Electrical Characteristics

Table 11. PLL	Electrical	Characteristics
---------------	------------	-----------------

Num	Characteristic	Symbol	Min	Max	Unit
1	PLL Reference Frequency Range Crystal reference External reference	f <sub>ref_crystal</sub> f <sub>ref_ext</sub>	16 16	25 <sup>1</sup> 66.67 <sup>1</sup>	MHz MHz
2	Core/system frequency CLKOUT Frequency	f <sub>sys</sub> f <sub>sys/2</sub>	512 Hz <sup>2</sup> 256 Hz <sup>2</sup>	166.67 83.33	MHz MHz
3	Crystal Start-up Time <sup>3,4</sup>	t <sub>cst</sub>	—	10	ms
4	EXTAL Input High Voltage Crystal Mode <sup>5</sup> All other modes (External, Limp)	V <sub>IHEXT</sub> V <sub>IHEXT</sub>	V <sub>XTAL</sub> + 0.4 E <sub>VDD</sub> /2 + 0.4		V V
5	EXTAL Input Low Voltage Crystal Mode <sup>5</sup> All other modes (External, Limp)	V <sub>ILEXT</sub> V <sub>ILEXT</sub>		V <sub>XTAL</sub> – 0.4 E <sub>VDD</sub> /2 – 0.4	V V
7	PLL Lock Time <sup>3,6</sup>	t <sub>lpll</sub>	_	50000	CLKIN
8	Duty cycle of reference <sup>3</sup>	t <sub>dc</sub>	40	60	%
9	XTAL Current	I <sub>XTAL</sub>	1	3	mA
10	Total on-chip stray capacitance on XTAL	C <sub>S_XTAL</sub>	_	1.5	pF
11	Total on-chip stray capacitance on EXTAL	C <sub>S_EXTAL</sub>	_	1.5	pF
12	Crystal capacitive load	CL	See crys	stal spec	

Num	Characteristic	Symbol	Min	Max	Unit
13	Discrete load capacitance for XTAL Discrete load capacitance for EXTAL	C <sub>L_XTAL</sub> C <sub>L_EXTAL</sub>	_	$\begin{array}{c} 2\times (C_L-\\ C_{S\_XTAL}-\\ C_{S\_EXTAL}-\\ C_{S\_PCB})^7 \end{array}$	pF
14	Frequency un-LOCK Range	f <sub>UL</sub>	-4.0	4.0	% f <sub>sys</sub>
15	Frequency LOCK Range	f <sub>LCK</sub>	-2.0	2.0	% f <sub>sys</sub>
17	CLKOUT period jitter <sup>4, 5, 8</sup> measured at f <sub>sys</sub> max Peak-to-peak jitter (Clock edge to clock edge) Long-term jitter	C <sub>jitter</sub>		10 TBD	% f <sub>sys/2</sub> % f <sub>sys/2</sub>
19	VCO frequency ( $f_{vco} = f_{ref} \times PFDR$ )	f <sub>vco</sub>	350	540	MHz

### Table 11. PLL Electrical Characteristics (continued)

Although these are the allowable frequency ranges, do not violate the VCO frequency range of the PLL. See the MCF5227x Reference Manual for more details.

 $^2~$  The minimum system frequency is the minimum input clock divided by the maximum low-power divider (16 MHz  $\div$  32,768). When the PLL is enabled, the minimum system frequency (f<sub>sys</sub>) is 37.5 MHz.

<sup>3</sup> This parameter is guaranteed by characterization before gualification rather than 100% tested. Applies to external clock reference only.

- <sup>4</sup> Proper PC board layout procedures must be followed to achieve specifications.
- <sup>5</sup> This parameter is guaranteed by design rather than 100% tested.
- <sup>6</sup> This specification is the PLL lock time only and does not include oscillator start-up time..
- 7

 $C_{S\_PCB}$  is the measured PCB stray capacitance on EXTAL and XTAL. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum  $f_{sys}$ . 8 Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via PLL V<sub>DD</sub>, EV<sub>DD</sub>, and V<sub>SS</sub> and variation in crystal oscillator frequency increase the Cjitter percentage for a given interval.

#### 5.6 ASP Electrical Characteristics

Table 12 lists the electrical specifications for the ASP module.

Table 12. ASP Electrical Ch	aracteristics
-----------------------------	---------------

Characteristic	Symbol	Min	Typical	Мах	Unit
ASP Analog Supply Voltage	V <sub>DDA</sub>	3.0		3.6	V
Input Voltage Range	V <sub>ADIN</sub>	0	_	V <sub>DDA</sub>	V
Operating Current Consumption	I <sub>DDA_ON</sub>	—	700	—	uA
Power-down Current Consumption	I <sub>DDA_OFF</sub>	—	1	—	uA
Resolution	R <sub>ES</sub>	—		12	bits
Sampling rate		—	_	125	kS/s
Integral Non-linearity	INL	—	±8	±24	lsb <sup>1</sup>
Differential Non-linearity	DNL	—	±2	±24	lsb <sup>1</sup>
ADC Internal Clock Frequency	t <sub>AIC</sub>	2	_	8	MHz
Conversion Range	R <sub>AD</sub>	0	_	V <sub>DDA</sub>	V





### Figure 10. Flexbus Write Timing

### 5.7.2 SDRAM Bus

The SDRAM controller supports accesses to main SDRAM memory from any internal master. It supports either standard SDRAM or double data rate (DDR) SDRAM, but it does not support both at the same time.

### 5.7.2.1 SDR SDRAM AC Timing Specifications

The following timing numbers indicate when data will be latched or driven onto the external bus, relative to the memory bus clock, when operating in SDR mode on write cycles and relative to SD\_DQS on read cycles. The device's SDRAM controller is a DDR controller that has an SDR mode. Because it is designed to support DDR, a DQS pulse must still be supplied to the device for each data beat of an SDR read. The processor accomplishes this by asserting a signal named SD\_SDR\_DQS during read cycles. Care must be taken during board design to adhere to the following guidelines and specs with regard to the SD\_SDR\_DQS signal and its usage.

Num	Characteristic	Symbol	Min	Мах	Unit	Notes
	Frequency of Operation		60	83.33	MHz	1
SD1	Clock Period	t <sub>SDCK</sub>	12.0	16.67	ns	2
SD2	Pulse Width High	t <sub>SDCKH</sub>	0.45	0.55	SD_CLK	3
SD3	Pulse Width Low	t <sub>SDCKH</sub>	0.45	0.55	SD_CLK	3
SD4	Address, SD_CKE, <u>SD_CAS</u> , <u>SD_RAS</u> , <u>SD_WE</u> , SD_BA, SD_CS[1:0] - Output Valid	t <sub>SDCHACV</sub>	_	0.5 × SD_CLK + 1.0	ns	
SD5	Address, SD_CKE, SD_CAS, SD_RAS, SD_WE, SD_BA, SD_CS[1:0] - Output Hold	t <sub>SDCHACI</sub>	2.0	_	ns	
SD6	SD_SDR_DQS Output Valid	t <sub>DQSOV</sub>	_	Self timed	ns	4
SD7	SD_DQS[3:2] input setup relative to SD_CLK	t <sub>DQVSDCH</sub>	0.25 × SD_CLK	$0.40 \times SD_CLK$	ns	5

#### **Table 14. SDR Timing Specifications**





#### Figure 12. SDR Read Timing

### 5.7.2.2 DDR SDRAM AC Timing Specifications

When using the SDRAM controller in DDR mode, the following timing numbers must be followed to properly latch or drive data onto the memory bus. All timing numbers are relative to the two DQS byte lanes.

Num	Characteristic	Symbol	Min	Max	Unit	Notes
	Frequency of Operation	t <sub>DDCK</sub>	60	83.33	MHz	1
DD1	Clock Period	t <sub>DDSK</sub>	12.0	16.67	ns	2
DD2	Pulse Width High	t <sub>DDCKH</sub>	0.45	0.55	SD_CLK	3
DD3	Pulse Width Low	t <sub>DDCKL</sub>	0.45	0.55	SD_CLK	3
DD4	Address, SD_CKE, <u>SD_CAS</u> , <u>SD_RAS</u> , <u>SD_WE</u> , <u>SD_CS</u> [1:0] - Output Valid	t <sub>SDCHACV</sub>	_	0.5 × SD_CLK + 1.0	ns	4
DD5	Address, SD_CKE, <u>SD_CAS</u> , <u>SD_RAS</u> , <u>SD_WE</u> , <u>SD_CS</u> [1:0] - Output Hold	t <sub>SDCHACI</sub>	2.0	—	ns	
DD6	Write Command to first DQS Latching Transition	t <sub>CMDVDQ</sub>	_	1.25	SD_CLK	
DD7	Data and Data Mask Output Setup (DQ→DQS) Relative to DQS (DDR Write Mode)	t <sub>DQDMV</sub>	1.5	_	ns	5 6

#### **Table 15. DDR Timing Specifications**





Figure 13. DDR Write Timing





Figure 17. RESET and Configuration Override Timing

### NOTE

Refer to the CCM chapter of the MCF52277 Reference Manual for more information.

## 5.10 LCD Controller Timing Specifications

This sections lists the timing specifications for the LCD Controller.

Table 19. LCD\_LSCLK Timing

Num	Characteristic	Min	Max	Unit
T1	LCD_LSCLK Period	25	2000	ns
T2	Pixel data setup time	11	_	ns
Т3	Pixel data up time	11	_	ns

**Note:** The pixel clock is equal to LCD\_LSCLK / (PCD + 1). When it is in CSTN, TFT, or monochrome mode with bus width = 1, LCD\_LSCLK is equal to the pixel clock. When it is in monochrome with other bus width settings, LCD\_LSCLK is equal to the pixel clock divided by bus width. The polarity of LCD\_LSCLK and LCD\_D signals can also be programmed.



Figure 18. LCD\_LSCLK to LCD\_D[17:0] timing diagram







Table	21.	Sharp	TFT	Panel	Timing
-------	-----	-------	-----	-------	--------

Num	Characteristic	Min	Value	Unit
T1	LCD_SPL/LCD_SPR pulse width	—	1	Ts
T2	End of LCD_D of line to beginning of LCD_HSYNC	1	HWAIT1+1	Ts
T3	End of LCD_HSYNC to beginning of LCD_D of line	4	HWAIT2 + 4	Ts
T4	LCD_CLS rise delay from end of LCD_D of line	3	CLS_RISE_DELAY+1	Ts
T5	LCD_CLS pulse width	1	CLS_HI_WIDTH+1	Ts
T6	LCD_PS rise delay from LCD_CLS negation	0	PS_RISE_DELAY	Ts
T7	LCD_REV toggle delay from last LCD_D of line	1	REV_TOGGLE_DELAY+1	Ts

Note: Falling of LCD\_SPL/LCD\_SPR aligns with first LCD\_D of line.

**Note:** Falling of LCD\_PS aligns with rising edge of LCD\_CLS.

Note: LCD\_REV toggles in every LCD\_HSYN period.







Figure 21. Non-TFT Mode Panel Timing

Num	Characteristic	Min	Value	Unit
T1	LCD_HSYNC to LCD_VSYNC delay	2	HWAIT2 + 2	Тріх
T2	LCD_HSYNC pulse width	1	HWIDTH + 1	Tpix
Т3	LCD_VSYNC to LCD_LSCLK	—	$0 \leq T3 \leq Ts$	—
T4	LCD_LSCLK to LCD_HSYNC	1	HWAIT1 + 1	Tpix

**Note:** Ts is the LCD\_LSCLK period while Tpix is the pixel clock period. LCD\_VSYNC, LCD\_HSYNC, and LCD\_LSCLK can be programmed as active high or active low. In Figure 21, all these 3 signals are active high. When it is in CSTN mode or monochrome mode with bus width = 1, T3 = Tpix = Ts. When it is in monochrome mode with bus width = 2, 4 and 8, T3 = 1, 2 and 4 Tpix respectively.

## 5.11 USB On-The-Go Specifications

The MCF5227x device is compliant with industry standard USB 2.0 specification.

Characteristic	Condition	Symbol	Min	Тур	Max	Unit
Input High	Driven	V <sub>IH</sub>	2.0	_	_	V
Input Low		V <sub>IL</sub>	_	_	0.8	V
Input Differential	(DP – DM)	V <sub>ID</sub>	200	_	00	mV
Differential Common Mode Range		V <sub>CM</sub>	0.8	_	2.5	V
Single Ended Receive Threshold		V <sub>SETHR</sub>	0.8	_	2.0	V
Single Ended Receive Hysteresis		V <sub>SEHYS</sub>	_	400	_	mV
Output High	Driven	V <sub>OH</sub>	0.0	_	300	mV
Output Low	Driven	V <sub>OL</sub>	2.8	_	2.0	V
Differential Output Crossover	DP = DM	V <sub>CRS</sub>	1.3		2.0	V

Table 23.	USB	<b>On-Chip</b>	Transceiver	DC	Characteristics
-----------	-----	----------------	-------------	----	-----------------



## 5.14 DMA Timer Timing Specifications

Table 30 lists timer module AC timings.

Table 30	Timer	Module A	AC Timina	Specifications
			so runnig	opecifications

Num	Characteristic	Min	Max	Unit
T1	DT0IN / DT1IN / DT2IN / DT3IN cycle time	3	_	t <sub>CYC</sub>
T2	DT0IN / DT1IN / DT2IN / DT3IN pulse width	1		t <sub>CYC</sub>

## 5.15 **DSPI Timing Specifications**

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with both master and slave operations. Many of the transfer attributes are programmable. Table 31 provides DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the *MCF52277 Reference Manual* for information on the modified transfer formats used for communicating with slower peripheral devices.

Table 31.	DSPI Mod	dule AC	Timina S	Specifications <sup>1</sup>
	20111100			opoonnoutionio

Num	Characteristic	Symbol	Min	Max	Unit	Notes
DS1	DSPI_SCK Cycle Time	t <sub>SCK</sub>	4 x 1/f <sub>SYS</sub>	_	ns	2
DS2	DSPI_SCK Duty Cycle	_	(tsck ÷ 2) – 2.0	(tsck ÷ 2) + 2.0	ns	
Master M	ode					
DS3	DSPI_PCS <i>n</i> to DSPI_SCK delay	t <sub>CSC</sub>	$(2\times 1/f_{SYS})-2.0$	_	ns	3
DS4	DSPI_SCK to DSPI_PCS <i>n</i> delay	t <sub>ASC</sub>	$(2\times 1/f_{SYS})-3.0$	_	ns	4
DS5	DSPI_SCK to DSPI_SOUT valid	_	—	5	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	_	-5		ns	
DS7	DSPI_SIN to DSPI_SCK input setup	_	9		ns	
DS8	DSPI_SCK to DSPI_SIN input hold	_	0		ns	
Slave Mode						
DS9	DSPI_SCK to DSPI_SOUT valid	_	—	4	ns	
DS10	DSPI_SCK to DSPI_SOUT invalid	_	0		ns	
DS11	DSPI_SIN to DSPI_SCK input setup	_	2	_	ns	
DS12	DSPI_SCK to DSPI_SIN input hold	_	7		ns	
DS13	DSPI_SS active to DSPI_SOUT driven	_	—	20	ns	
DS14	DSPI_SS inactive to DSPI_SOUT not driven	—	—	18	ns	

<sup>1</sup> Timings shown are for DMCR[MTFE] = 0 (classic SPI) and DCTAR*n*[CPHA] = 0. Data is sampled on the DSPI\_SIN pin on the odd-numbered DSPI\_SCK edges and driven on the DSPI\_SOUT pin on even-numbered DSPI edges.

<sup>2</sup> When in master mode, the baud rate is programmable in DCTAR*n*[PBR] and DCTAR*n*[BR].

<sup>3</sup> The DSPI\_PCSn to DSPI\_SCK delay is programmable in DCTARn[PCSSCK] and DCTARn[CSSCK].

<sup>4</sup> The DSPI\_SCK to DSPI\_PCSn delay is programmable in DCTARn[PASC] and DCTARn[ASC].





Figure 25. DSPI Classic SPI Timing—Master Mode



Figure 26. DSPI Classic SPI Timing—Slave Mode

## 5.16 SBF Timing Specifications

The Serial Boot Facility (SBF) provides a means to read configuration information and system boot code from a broad array of SPI-compatible EEPROMs, flashes, FRAMs, nVSRAMs, etc. Table 32 provides the AC timing specifications for the SBF.



Num	Characteristic <sup>1</sup>	Symbol	Min	Max	Unit
J9	TMS, TDI Input Data Setup Time to TCLK Rise	t <sub>TAPBST</sub>	4	_	ns
J10	TMS, TDI Input Data Hold Time after TCLK Rise	t <sub>TAPBHT</sub>	10		ns
J11	TCLK Low to TDO Data Valid	t <sub>TDODV</sub>	0	26	ns
J12	TCLK Low to TDO High Z	t <sub>TDODZ</sub>	0	8	ns
J13	TRST Assert Time	t <sub>TRSTAT</sub>	100		ns
J14	TRST Setup Time (Negation) to TCLK High	t <sub>TRSTST</sub>	10		ns

Table 33. JTAG and Boundar	y Scan Timing	(continued)
----------------------------	---------------	-------------

<sup>1</sup> JTAG\_EN is expected to be a static signal. Hence, specific timing is not associated with it.



Figure 29. Boundary Scan (JTAG) Timing



**Revision History** 

# 8 Revision History

Table 36 summarizes revisions to this document.

### Table 36. MCF52277 Data Sheet Revision History

Rev. No.	Date of Release	Summary of Changes	
3	02/2008	Initial public revision.	
4	05/2008	Corrected MCF52274 order number from MCF52274CAB120 to MCF52274CLU120 in Table 2	
5	07/2008	Corrected MCF52277CVM166 part number to MCF52277CVM160 in Table 2. Although, this device has a maximum rated frequency of 166.67 MHz.	
6	07/2008	Added data to Section 3.5, "Power Consumption Specifications."	
7	02/2009	<ul> <li>Changed document type from Data Sheet: Advance Information to Data Sheet: Technical Data and corresponding footnote on first page</li> <li>Replaced t<sub>SYS</sub> with 1/f<sub>SYS</sub> throughout</li> <li>Changed the following specs in Table 14 and Table 15:</li> <li>Minimum frequency of operation from TBD to 60MHz</li> <li>Maximum clock period from TBD to 16.67 ns</li> <li>Added RTC and Oscillator Supply Voltage specs to Table 7 and Table 10</li> <li>In Table 8:</li> <li>Updated thermal characteristics for the 196 MAPBGA package</li> <li>Added thermal characteristics for the 176 LQFP package that were TBD</li> <li>In Table 11:</li> <li>Corrected maximum crystal reference frequency range from 66.67 to 25 MHz</li> <li>Added footnotes to maximum crystal and external reference frequency ranges</li> <li>Changed minimum core/system and CLKOUT frequencies from TBD to 512 and 256 Hz, respectively.</li> <li>In Table 12:</li> <li>Added Typical column</li> <li>Removed Internal Reference Voltage spec as it isn't necessary</li> <li>Moved Current Consumption specs from maximum column to typical column</li> <li>Added INL and DNL specs that were TBD, and changed the unit footnote</li> <li>Replaced Gain and Offset Error specs with Full-Scale and Zero-Scale Error</li> <li>Removed Gain Calculations section as it isn't necessary</li> </ul>	
8	09/2009	lin Table 35, added case outline number for MCF52277 masks 2M26H and 3M26H	