



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	-
Core Size	8-Bit
Speed	18MHz
Connectivity	SIO, UART/USART
Peripherals	LCD, PWM, WDT
Number of I/O	29
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 15x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-PQFP/QIP (20x14)
Purchase URL	https://www.e-xfl.com/product-detail/onsemi/lc87f7nc8avuej-2h

#### **Function Details**

#### ■ Ports

• Normal withstand voltage I/O ports

Ports whose I/O direction can be designated in 1 bit units : 29 (P0n, P1n, P70 to P73, P8n, XT2)

• Normal withstand voltage input port : 1 (XT1)

• LCD ports

Segment output : 54 (S00 to S53)
Common output : 4 (COM0 to COM3)

Bias power sources for LCD driver : 3 (V1 to V3)

Other functions

Input/output ports : 54 (P3n, PAn, PBn, PCn, PDn, PEn, PFn)

Input ports : 7 (PLn)

• Dedicated oscillator ports : 2 (CF1, CF2)

• Reset pins : 1 (RES)

• Power pins : 6 (VSS1 to VSS3, VDD1 to VDD3)

### ■ LCD Controller

- 1) Seven display modes are available (static, 1/2, 1/3, 1/4 duty  $\times$  1/2, 1/3 bias)
- 2) Segment output and common output can be switched to general-purpose input/output ports
- Small Signal Detection (MIC signals etc.)
  - 1) Counts pulses with a level which is greater than a preset value
  - 2) 2-bit counter

#### **■** Timers

- Timer 0: 16-bit timer/counter with two capture registers.
  - Mode 0: 8-bit timer with an 8-bit programmable prescaler (with two 8-bit capture registers) × 2 channels
  - Mode 1: 8-bit timer with an 8-bit programmable prescaler (with two 8-bit capture registers) + 8-bit counter (with two 8-bit capture registers)
  - Mode 2: 16-bit timer with an 8-bit programmable prescaler (with two 16-bit capture registers)
  - Mode 3: 16-bit counter (with two 16-bit capture registers)
- Timer1: 16-bit counter timer that supports PWM/toggle outputs
  - Mode 0: 8-bit timer with an 8-bit prescaler (with toggle outputs) + 8-bit timer counter with an 8-bit prescaler (with toggle outputs)
  - Mode 1: 8-bit PWM with an 8-bit prescaler × 2 channels
  - Mode 2: 16-bit counter timer with an 8-bit prescaler (with toggle outputs) (toggle outputs also possible from the lower-order 8 bits)

Mode 3: 16-bit timer with an 8-bit prescaler (with toggle outputs) (The lower-order 8 bits can be used as PWM.)

- Timer4: 8-bit timer with a 6-bit prescaler
- Timer5: 8-bit timer with a 6-bit prescaler
- Timer6: 8-bit timer with a 6-bit prescaler (with toggle output)
- Timer7: 8-bit timer with a 6-bit prescaler (with toggle output)
- Timer8: 16-bit timer
  - Mode 0: 8-bit timer with an 8-bit prescaler  $\times$  2 channels
  - Mode 1: 16-bit timer with an 8-bit prescaler
- Base Timer
  - 1) The clock is selectable from the subclock (32.768kHz crystal oscillation), system clock, and timer 0 prescaler output.
  - 2) Interrupts programmable in 5 different time schemes
- Day and time counter
  - 1) Used with a base timer, the day and time counter can be used as a 65000 day + minute + second counter.

### ■ High-speed Clock Counter

- 1) Can count clocks with a maximum clock rate of 20MHz (at a main clock of 10MHz).
- 2) Can generate output real-time.

#### ■ Serial Interfaces

- SIO0: 8-bit synchronous serial interface
  - 1) LSB first/MSB first made selectable
  - 2) Built-in 8-bit baudrate generator (maximum transfer clock cycle = 4/3tCYC)
  - 3) Automatic continuous data transmission (1 to 256 bits specifiable in 1-bit units, suspension and resumption of data transmission possible in 1-byte units)
- SIO1: 8-bit asynchronous/synchronous serial interface
  - Mode 0: Synchronous 8-bit serial I/O (2- or 3-wire configuration, 2 to 512 tCYC transfer clocks)
  - Mode 1: Asynchronous serial I/O (half-duplex, 8 data bits, 1 stop bit, 8 to 2048 tCYC baudrates)
  - Mode 2: Bus mode 1 (start bit, 8 data bits, 2 to 512 tCYC transfer clocks)
  - Mode 3: Bus mode 2 (start detect, 8 data bits, stop detect)

#### ■ UART1

- Full duplex
- 7/8/9 bit data bits selectable
- 1 stop bit (2 bits in continuous data transmission)
- Built-in baudrate generator

### ■ UART2

- Full duplex
- 7/8/9 bit data bits selectable
- 1 stop bit (2 bits in continuous data transmission)
- Built-in baudrate generator
- AD Converter: 12 bits × 15 channels
- PWM : Multi frequency 12-bit PWM × 2 channels
- Infrared Remote Control Receiver Circuit1
  - 1) Noise reduction function (Time constant of noise reduction filter: approx. 120µs, when selecting a 32.768kHz crystal oscillator as a reference clock)
  - 2) Supporting reception formats with a guide-pulse of half-clock/clock/none.
  - 3) Determines a end of reception by detecting a no-signal periods (No carrier). (Supports same reception format with a different bit length.)
  - 4) X'tal HOLD mode cancellation function
- Infrared Remote Control Receiver Circuit2
  - 1) Noise reduction function
    - (Time constant of noise reduction filter: approx.  $120\mu s$ , when selecting a 32.768kHz crystal oscillator as a reference clock.)
  - 2) Supporting reception formats with a guide-pulse of half-clock/clock/none.
  - 3) Determines a end of reception by detecting a no-signal periods (No carrier). (Supports same reception format with a different bit length.)
  - 4) X'tal HOLD mode cancellation function
- Watchdog Timer
  - 1) External RC watchdog timer
  - 2) Interrupt and reset signals selectable
- Clock Output Function
  - 1) Can output selected oscillation clock 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, or 1/64 as a system clock.
  - 2) Can output the source oscillation clock for the sub clock.

### ■ Interrupt Source Flags

- 31 sources, 10 vector addresses
  - 1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt requests of the level equal to or lower than the current interrupt are not accepted.
  - 2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address takes precedence.

No.	Vector Address	Level	Interrupt Source
1	00003H	X or L	INT0
2	0000BH	X or L	INT1
3	00013H	H or L	INT2/T0L/INT4/remote control receiver1
4	0001BH	H or L	INT3/base timer/INT5/ remote control receiver2
5	00023H	H or L	T0H/INT6
6	0002BH	H or L	T1L/T1H/INT7
7	00033H	H or L	SIO0/UART1 receive/ UART2 receive/T8L/T8H
8	0003BH	H or L	SIO1/UART1 transmit/ UART2 transmit
9	00043H	H or L	ADC/MIC/T6/T7/PWM4/PWM5
10	0004BH	H or L	Port 0/T4/T5

- Priority levels X > H > L
- Of interrupts of the same level, the one with the smallest vector address takes precedence.
- IFLG (List of interrupt source flag function)
  - 1) Shows a list of interrupt source flags that caused a branching to a particular vector address.
- Subroutine Stack Levels
  - 4096/2048 levels maximum (The stack is allocated in RAM.)
- High-speed Multiplication/Division Instructions

16 bits × 8 bits
24 bits × 16 bits
16 bits ÷ 8 bits
24 bits ÷ 16 bits
16 tCYC execution time)
24 bits ÷ 16 bits
12 tCYC execution time)
12 tCYC execution time)


- Oscillation Circuits
  - RC oscillation circuit (internal): For system clock
  - CF oscillation circuit: For system clock, with internal Rf and external Rd
  - Crystal oscillation circuit: For low-speed system clock, with internal Rf and external Rd
  - Multifrequency RC oscillation circuit (internal): For system clock
    - 1) Adjustable in  $\pm 4\%$  (typ) increments from the selected center frequency.
    - 2) Measures the frequency of the source oscillation clock using the input signal from XT1 as the reference.
- System Clock Divider Function
  - Can run on low current.
  - The minimum instruction cycle selectable from 300ns, 600ns, 1.2μs, 2.4μs, 4.8μs, 9.6μs, 19.2μs, 38.4μs, and 76.8μs (at a main clock rate of 10MHz).

# **Package Dimensions**


unit: mm

#### PQFP100 14x20 / QIP100E

CASE 122BV ISSUE A



### **SOLDERING FOOTPRINT\***



NOTE: The measurements are not to guarantee but for reference only.

# GENERIC MARKING DIAGRAM\*



XXXXX = Specific Device Code

Y = Year

M = Month

DDD = Additional Traceability Data

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

<sup>\*</sup>This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present.


### **Package Dimensions**

unit: mm

\*Package TQFP100(14×14) type is Under Development.

### TQFP100 14x14 / TQFP100

CASE 932AY ISSUE A




NOTE: The measurements are not to guarantee but for reference only.


\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### **Pin Assignment**


QIP100E(14×20), Pb-Free/Halogen Free type



TQFIP100(14×14), Pb-Free/Halogen Free type [Under Development]



# **System Block Diagram**



# **Pin Description**

Pin Name	I/O			Description			Option
V <sub>SS</sub> 1	-	- power supply pin					No
V <sub>SS</sub> 2							
V <sub>SS</sub> 3							ļ.
V <sub>DD</sub> 1	-	+ power supply pin					No
V <sub>DD</sub> 2							1
V <sub>DD</sub> 3							ļ
Port 0	I/O	• 8-bit I/O port					Yes
P00 to P07	- ""	I/O specifiable in 1-	nit units				
P00 t0 P07		-	n be turned on and off ir	1-bit units			
		Input for HOLD rele					
		Input for port 0 inter					
		Shared pins	1				
		P03: INT6 input					
		P04: INT7 input					
		-	system clock/can select	ed from sub clock)			
		P06: Timer 6 toggle	-	•			
	1	P07: Timer 7 toggle	•				
	1		ins: DBGP0 to DBGP2(	P00 to P02)			
Port 1	I/O	• 8-bit I/O port					Yes
P10 to P17	1	I/O specifiable in 1-	oit units				
		Pull-up resistors car	n be turned on and off in	1-bit units.			
		Shared pins					
		P10: SIO0 data out	out				
		P11: SIO0 data inp	ut/bus I/O				
		P12: SIO0 clock I/C	)				
		P13: SIO1 data out	out				
		P14: SIO1 data inp	ut/bus I/O				
		P15: SIO1 clock I/C	)				
		P16: Timer 1PWML	output				
		P17: Timer 1PWMF	l output/beeper output				
Port 3	I/O	6-bit I/O port					Yes
P30 to P35		<ul> <li>Segment output for</li> </ul>	LCD				
		I/O specifiable in 1-					
		Pull-up resistors car	n be turned on and off in	1-bit units.			
		<ul> <li>Shared pins</li> </ul>					
			put/HOLD release input	timer 1 event inpu	t/timer 0L capture	e input/	
			H capture input				
			put/HOLD release input	timer 1 event inpu	t/timer 0L capture	e input/	
			H capture input				
	1	-	INT6 input/timer 0L cap	ure 1 input			
		P31: PWM5 output	••				
	1	P32: UART1 transn					
	1	P33: UART1 receiv		anturo 4 innest			
		P34: UAR12 transm P35: UART2 receive	nit/INT7 input/timer 0H c	apture i input			
	1	Interrupt acknowledg					
		Interrupt acknowledg	с туре	Rising &			
	1	Ris	ing Falling	Falling	H level	L level	
		INT4 ena	ble enable	enable	disable	disable	
		INT5 ena		enable	disable	disable	
	1	INT6 ena		enable	disable	disable	
	1	INT7 ena		enable	disable	disable	
			1				
		Grid	. I Shaple	5.10510			

Continued on next page.

Continued from preceding page.

Pin Name	I/O				Description			Option
Port 7	I/O	• 4-bit I/O por	t					No
P70 to P73		I/O specifiab	ole in 1-bit units					
		Pull-up resis	stors can be turn	ed on and off ir	n 1-bit units.			
		Shared pins						
		P70: INT0 ir	nput/HOLD relea	ase input/timer (	OL capture input/	watchdog timer	output	
		P71: INT1 ir	nput/HOLD relea	ase input/timer (	OH capture input			
		P72: INT2 ir	nput/HOLD relea	ase input/timer (	0 event input/tim	er 0L capture in	put/	
		high sp	peed clock coun	ter input				
		P73: INT3 ir	nput (with noise	filter)/timer 0 ev	ent input/timer 0	H capture input	/	
		remote	control receive	r input				
		AD converte	er input ports: Af	N8 (P70), AN9 (	(P71)			
		Interrupt ackn	owledge type					
			Dising	Falling	Rising &	Hayel	Lloyel	
			Rising	Falling	Falling	H level	L level	
		INT0	enable	enable	disable	enable	enable	
		INT1	enable	enable	disable	enable	enable	
		INT2	enable	enable	enable	disable	disable	
		INT3	enable	enable	enable	disable	disable	
			0.100.10	0110010	0.100.0	4.042.0	4.545.6	
Port 8	I/O	• 8-bit I/O por	<del>t</del>					No
	- 1/0	·	ole in 1-bit units					NO
P80 to P87								
		Shared pins     AD converte		NO to ANZ				
			er input ports: Al		7\			
00/0404	1/0	1	detector input p	DOR: MICIN (P8	7)			
S0/PA0 to	I/O	Segment ou	•					No
S7/PA7			d as general-pur	pose I/O port (I	PA)			
S8/PB0 to	I/O	Segment ou	•					No
S15/PB7		Can be used	d as general-pur	pose I/O port (I	PB)			
S16/PC0 to	I/O	Segment ou	tput for LCD					No
S23/PC7		Can be used	d as general-pur	rpose I/O port (I	PC)			
S24/PD0 to	I/O	Segment ou	tput for LCD					No
S31/PD7		Can be used	d as general-pur	pose I/O port (I	PD)			
S32/PE0 to	I/O	Segment ou	tput for LCD					No
S39/PE7		Can be used	d as general-pur	pose I/O port (I	PE)			
S40/PF0 to	I/O	Segment ou	tput for LCD					No
S47/PF7		• Can be used	d as general-pur	pose I/O port (I	PF)			
		PF6: INT6 in	nput					
		PF7: INT7 ir	nput					
COM0/PL0 to	I/O	Common ou	tput for LCD					No
COM3/PL3		Can be used	d as general-pur	pose input port	(PL)			
V1/PL4 to	I/O		bias power supr					No
V3/PL6			d as general-pur	•	(PL)			
10,120		Shared pins		poodpat poi.	(-)			
			er input ports: Af	N12 (V1) to AN	14 (\/3)			
			ougger pins: DB	, ,	, ,			
RES	Input	· ·	ougger pins. DD	OI 0 (VI) 10 DD	01 2 (V3)			No
	Input	Reset pin						
XT1	Input		crystal oscillator	input pin				No
		Shared pins						
		-	pose input port					
		Must be con	nected to V <sub>DD</sub> 1	I if not to be use	ed.			
	1	AD converte	er input port: AN	10				
XT2	I/O	• 32.768kHz (	crystal oscillator	output pin				No
		<ul> <li>Shared pins</li> </ul>						
		General-pur	pose I/O port					
		Must be set	for oscillation a	nd kept open if	not to be used.			
	1	AD converte	er input port: AN	11				
CF1	Input	1	nator input pin					No

### **Port Output Types**

The table below lists the types of port outputs and the presence/absence of a pull-up resistor.

Data can be read into any input port even if it is in the output mode


Port Name	Option Selected in Units of	Option Type	Output Type	Pull-up Resistor
P00 to P07	each bit	1	CMOS	Programmable (Note)
		2	Nch-open drain	Programmable
P10 to P17	each bit	1	CMOS	Programmable
		2	Nch-open drain	Programmable
P30 to P35	each bit	1	CMOS	Programmable
		2	Nch-open drain	Programmable
P70	-	No	Nch-open drain	Programmable
P71 to P73	-	No	CMOS	Programmable
P80 to P87	-	No	Nch-open drain	No
S0/PA0 to S47/PF7	-	No	CMOS	Programmable
COM0/PL0 to COM3/PL3	-	No	Input only	No
V1/PL4 to V3/PL6	-	No	Input only	No
XT1	-	No	Input only	No
XT2	-	No	Output for 32.768kHz crystal oscillator (Nch-open drain when in general-purpose output mode)	No

### **User Option List**

Option Name	Option Type	Mask Version *1	Flash Version	Option Selected in Units of	Specified Item
	P00 to P07	0	0	each bit	CMOS
	P00 to P07	0	0	each bit	Nch-open drain
Don't autout famo	P10 to P17		0		CMOS
Port output form		0		each bit	Nch-open drain
	P30 to P35	0	0	each bit	CMOS
	P30 10 P35			each bit	Nch-open drain
Program start		×	0		00000H
address	-	*2	0	-	1FF00H

<sup>\*1:</sup> Mask option selection - No change possible after the mask is completed.

\*2: Program start address of the mask version is 00000H.



- \*1: Connect the IC as shown below to minimize the noise input to the V<sub>DD</sub>1 pin. Be sure to electrically short the V<sub>SS</sub>1, V<sub>SS</sub>2, and V<sub>SS</sub>3 pins.
- \*2: The internal memory is sustained by V<sub>DD</sub>1. If none of V<sub>DD</sub>2 and V<sub>DD</sub>3 are backed up, the high level output at the ports are unstable in the HOLD backup mode, allowing through current to flow into the input buffer and thus shortening the backup time.

Make sure that the port outputs are held at the low level in the HOLD backup mode.

# **Absolute Maximum Ratings** at Ta = 25°C, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

	Doromotor	Cumbal	Pin/Remarks	Conditions			Specif	ication	
	Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Max	kimum supply voltage	V <sub>DD</sub> max	$V_{DD}1$ , $V_{DD}2$ , $V_{DD}3$	$V_{DD}1=V_{DD}2=V_{DD}3$		-0.3		+4.6	
sup LCI	pply voltage for D	VLCD	V1/PL4, V2/PL5, V3/PL6	V <sub>DD</sub> 1=V <sub>DD</sub> 2=V <sub>DD</sub> 3		-0.3		$V_{DD}$	
Inp	ut voltage	V <sub>I</sub> (1)	Port L XT1, CF1, RES			-0.3		V <sub>DD</sub> +0.3	V
		V <sub>I</sub> (2)	V <sub>DD</sub> 2, V <sub>DD</sub> 3			V <sub>SS</sub>		V <sub>DD</sub> +0.1	
Inp	ut/output voltage	V <sub>IO</sub> (1)	Ports 0, 1, 3, 7, 8 Ports A, B, C, D, E, F, XT2			-0.3		V <sub>DD</sub> +0.3	
	Peak output current	IOPH(1)	Ports 0, 1, 32 to 35	CMOS output selected     Current at each pin		-10			
		IOPH(2)	Ports 30, 31	CMOS output selected     Current at each pin		-20			
		IOPH(3)	Ports 71 to 73	Current at each pin		-5			
		IOPH(4)	Ports A, B, C, D, E, F	Current at each pin		-5			
rent	Mean output current	IOMH(1)	Ports 0, 1, 32 to 35	CMOS output selected     Current at each pin		-7.5			
High level output current	(Note 1-1)	IOMH(2)	Ports 30, 31	CMOS output selected     Current at each pin		-15			
oo i		IOMH(3)	Ports 71 to 73	Current at each pin		-3			
eve		IOMH(4)	Ports A, B, C, D, E, F	Current at each pin		-3			
-ligh	Total output	ΣΙΟΑΗ(1)	Ports 0, 1, 32 to 35	Total of all pins		-25			
_	current	ΣΙΟΑΗ(2)	Ports 30, 31	Total of all pins		-25			
		ΣΙΟΑΗ(3)	Ports 0, 1, 3	Total of all pins		-45			
		ΣΙΟΑΗ(4)	Ports 71 to 73	Total of all pins		-5			
		ΣΙΟΑΗ(5)	Ports A, B, C	Total of all pins		-25			
		ΣΙΟΑΗ(6)	Ports D, E, F	Total of all pins		-25			
		ΣΙΟΑΗ(7)	Ports A, B, C, D, E, F	Total of all pins		-45			mA
	Peak output	IOPL(1)	Ports 0, 1, 32 to 35	Current at each pin				20	
	current	IOPL(2)	Ports 30, 31	Current at each pin				30	
		IOPL(3)	Ports 7, 8 XT2	Current at each pin				10	
		IOPL(4)	Ports A, B, C, D, E, F	Current at each pin				10	
	Mean output	IOML(1)	Ports 0, 1, 32 to 35	Current at each pin				15	
<u>=</u>	current	IOML(2)	Ports 30, 31	Current at each pin				20	
Low level output curr	(Note 1-1)	IOML(3)	Ports 7, 8 XT2	Current at each pin				7.5	
20		IOML(4)	Ports A, B, C, D, E, F	Current at each pin				7.5	
leve	Total output	ΣOAL(1)	Ports 0,1,32 to 35	Total of all pins				45	
L C C	current	ΣIOAL(2)	Ports 30, 31	Total of all pins				45	
		ΣIOAL(3)	Ports 0, 1, 3	Total of all pins				80	
		ΣIOAL(4)	Ports 7, 8 XT2	Total of all pins				20	
		ΣIOAL(5)	Ports A, B, C	Total of all pins				45	
		ΣIOAL(6)	Ports D, E, F	Total of all pins				45	
		ΣIOAL(7)	Ports A, B, C, D, E, F	Total of all pins				80	
Ma	ximum power	Pd max	QIP100E(14×20)	Ta=-40 to +85°C				215	mal A /
dis	sipation		TQFP100(14×14)	Ta=-40 to +85°C				under	mW
•	erating ambient nperature	Topr				-40		+85	°C
	rage ambient	Tstg				-55		+125	C

Note 1-1: The mean output current is a mean value measured over 100ms.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Allowable Operating Range at Ta = -40 °C to +85 °C,  $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0$  V

Doromotor	Cumbal	Din/Domonto	Conditions			Specifi	cation	
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Operating	V <sub>DD</sub> (1)	$V_{DD}1=V_{DD}2=V_{DD}3$	0.167μs≤tCYC≤200μs		2.7		3.6	
supply voltage (Note 2-1)			0.356μs≤tCYC≤200μs		2.5		3.6	
Memory sustaining supply voltage	VHD	V <sub>DD</sub> 1	RAM and register contents sustained in HOLD mode.		2.0		3.6	
High level input voltage	V <sub>IH</sub> (1)	Ports 0, 3, 8 Ports A, B, C, D, E, F Port L	Output disabled	2.5 to 3.6	0.3V <sub>DD</sub> +0.7		V <sub>DD</sub>	
	V <sub>IH</sub> (2)	Port 1 Ports 71 to 73 P70 port input/ interrupt side	Output disabled     When INT1VTSL=0     (P71 only)	2.5 to 3.6	0.3V <sub>DD</sub> +0.7		V <sub>DD</sub>	
	V <sub>IH</sub> (3)	P71 interrupt side	Output disabled    When INT1VTSL=1	2.5 to 3.6	0.85V <sub>DD</sub>		V <sub>DD</sub>	
	V <sub>IH</sub> (4)	P87 small signal input side	Output disabled	2.5 to 3.6	0.75V <sub>DD</sub>		V <sub>DD</sub>	
	V <sub>IH</sub> (5)	P70 watchdog timer side	Output disabled	2.5 to 3.6	0.9V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH</sub> (6)	XT1, XT2, CF1, RES		2.5 to 3.6	0.75V <sub>DD</sub>		$V_{DD}$	
Low level input voltage	V <sub>IL</sub> (1)	Ports 0, 3, 8 Ports A, B, C, D, E, F Port L	Output disabled	2.5 to 3.6	V <sub>SS</sub>		0.2V <sub>DD</sub>	
	V <sub>IL</sub> (2)	Port 1 Ports 71 to 73 P70 port input/ interrupt side	Output disabled     When INT1VTSL=0     (P71 only)	2.5 to 3.6	V <sub>SS</sub>		0.2V <sub>DD</sub>	
	V <sub>IL</sub> (3)	P71 interrupt side	Output disabled    When INT1VTSL=1	2.5 to 3.6	V <sub>SS</sub>		0.45V <sub>DD</sub>	
	V <sub>IL</sub> (4)	P87 small signal input side	Output disabled	2.5 to 3.6	V <sub>SS</sub>		0.25V <sub>DD</sub>	
	V <sub>IL</sub> (5)	P70 watchdog timer side	Output disabled	2.5 to 3.6	V <sub>SS</sub>		0.8V <sub>DD</sub> -1.0	
	V <sub>IL</sub> (6)	XT1, XT2, CF1, RES		2.5 to 3.6	V <sub>SS</sub>		0.25V <sub>DD</sub>	
Instruction cycle	tCYC			2.7 to 3.6	0.167		200	
time (Note 2-2)				2.5 to 3.6	0.356		200	μS
External system clock frequency	FEXCF(1)	CF1	CF2 pin open     System clock frequency division ratio=1/1     External system clock duty=50±5%	2.5 to 3.6	0.1		18	MHz
			CF2 pin open     System clock frequency division ratio=1/2	2.5 to 3.6	0.2		36	

Note 2-1: V<sub>DD</sub> must be held greater than or equal to 3.0V in the flash ROM onboard programming mode.

Note 2-2: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a division ratio of 1/2.

Continued on next page.

Continued from preceding page.

Danasatas	O. was be all	Dia /Damanda	Complition o			Specific	cation	
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Oscillation frequency range	FmCF(1)	CF1, CF2	18MHz ceramic oscillation     See Fig. 1.	2.7 to 3.6		18		
(Note 2-3)	FmCF(2)	CF1, CF2	8MHz ceramic oscillation     See Fig. 1.	2.5 to 3.6		8		
	FmRC		Internal RC oscillation	2.5 to 3.6	0.3	1.0	2.0	
	FmVMRC(1)		Frequency variable RC source oscillation  When VMRAJ2 to 0=4, VMFAJ2 to 0=0, VMSL4M=0	2.5 to 3.6		10		MHz
	FmVMRC(2)		<ul> <li>Frequency variable RC source oscillation</li> <li>When VMRAJ2 to 0=4, VMFAJ2 to 0=0, VMSL4M=1</li> </ul>	2.5 to 3.6		4		
	FsX'tal	XT1, XT2	32.768kHz crystal oscillation     See Fig. 2.	2.5 to 3.6		32.768		kHz
Frequency	OpVMRC(1)		When VMSL4M=0	2.5 to 3.6	8	10	12	
variable RC oscillation usable range	OpVMRC(2)		When VMSL4M=1	2.5 to 3.6	3.5	4	4.5	MHz
Frequency variable RC oscillation adjustment range	VmADJ(1)		Each step of VMRAJn (Wide range)	2.5 to 3.6	8	24	64	
	VmADJ(2)		Each step of VMFAJn (Small range)	2.5 to 3.6	1	4	8	%

Note 2-3: See Tables 1 and 2 for the oscillation constants.

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

# **Electrical Characteristics** at Ta = -40 °C to +85 °C, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0$ V

Dorometer	Cymphol	Pin/Remarks	Conditions			Specifica	ation	
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
High level input current	I <sub>IH</sub> (1)	Ports 0, 1, 3, 7, 8 Ports A, B, C, D, E, F Port L	Output disabled Pull-up resistor off V <sub>IN</sub> =V <sub>DD</sub> (Including output Tr's off leakage current)	2.5 to 3.6			1	
	I <sub>IH</sub> (2)	RES	V <sub>IN</sub> =V <sub>DD</sub>	2.5 to 3.6			1	
	I <sub>IH</sub> (3)	XT1, XT2	For input port specification     V <sub>IN</sub> =V <sub>DD</sub>	2.5 to 3.6			1	
	I <sub>IH</sub> (4)	CF1	$V_{IN}=V_{DD}$	2.5 to 3.6			15	
	I <sub>IH</sub> (5)	P87 small signal input side	V <sub>IN</sub> =VBIS+0.5V (VBIS: Bias voltage)	2.5 to 3.6	1.5	5.5	10	^
Low level input current	I <sub>IL</sub> (1)	Ports 0, 1, 3, 7, 8 Ports A, B, C, D, E, F Port L	Output disabled Pull-up resistor off VIN=VSS (Including output Tr's off leakage current)	2.5 to 3.6	-1			μА
	I <sub>IL</sub> (2)	RES	V <sub>IN</sub> =V <sub>SS</sub>	2.5 to 3.6	-1			
	I <sub>IL</sub> (3)	XT1, XT2	For input port specification     V <sub>IN</sub> =V <sub>SS</sub>	2.5 to 3.6	-1			
	I <sub>IL</sub> (4)	CF1	V <sub>IN</sub> =V <sub>SS</sub>	2.5 to 3.6	-15			
	I <sub>IL</sub> (5)	P87 small signal input side	V <sub>IN</sub> =VBIS-0.5V (VBIS: Bias voltage)	2.5 to 3.6	-10	-5.5	-1.5	

Continued on next page.

Continued from preceding page.

Parameter	Symbol	Pin/Remarks	Conditions			Specifica	tion	ı
raidinotor	Cymbol	1 myrtomano		V <sub>DD</sub> [V]	min	typ	max	unit
High level output	V <sub>OH</sub> (1)	Ports 0, 1, 32 to 35	I <sub>OH</sub> =-0.4mA	2.5 to 3.6	V <sub>DD</sub> -0.4			
voltage	V <sub>OH</sub> (2)	Ports 30, 31	I <sub>OH</sub> =-1.6mA	2.5 to 3.6	V <sub>DD</sub> -0.4			
	V <sub>OH</sub> (3)	Ports 71 to 73	I <sub>OH</sub> =-0.4mA	2.5 to 3.6	V <sub>DD</sub> -0.4			
	V <sub>OH</sub> (4)	Ports A, B, C Ports D, E, F	I <sub>OH</sub> =-0.4mA	2.5 to 3.6	V <sub>DD</sub> -0.4			
Low level output voltage	V <sub>OL</sub> (1)	Ports 0, 1, 32 to 35 Ports 30, 31 (PWM function output mode)	I <sub>OL</sub> =1.6mA	2.5 to 3.6			0.4	
	V <sub>OL</sub> (2)	Ports 30, 31 (Port function output mode)	I <sub>OL</sub> =5mA	2.5 to 3.6			0.4	v
	V <sub>OL</sub> (3)	Ports 7, 8 XT2	I <sub>OL</sub> =1.6mA	2.5 to 3.6			0.4	
	V <sub>OL</sub> (4)	Ports A, B, C Ports D, E, F	I <sub>OL</sub> =1.6mA	2.5 to 3.6			0.4	
LCD output voltage regulation	VODLS	S0 to S53	I <sub>O</sub> =0mA     VLCD, 2/3VLCD, 1/3VLCD level output     See Fig. 8.	2.5 to 3.6	0		±0.2	
	VODLC	COM0 to COM3	IO=0mA     VLCD, 2/3VLCD, 1/2VLCD, 1/3VLCD level output     See Fig. 8.	2.5 to 3.6	0		±0.2	
LCD bias resistor	RLCD(1)	Resistance per one bias resister	See Fig. 8.	2.5 to 3.6		60		
	RLCD(2)	Resistance per one bias resister 1/2R mode	See Fig. 8.	2.5 to 3.6		30		kΩ
Resistance of pull-up MOS Tr.	Rpu(1)	Ports 0, 1, 3, 7 Ports A, B, C, D, E, F	V <sub>OH</sub> =0.9V <sub>DD</sub>	2.5 to 3.6	18	50	50	
Hysterisis voltage	VHYS(1)	Ports 1, 7		2.5 to 3.6		0.1V <sub>DD</sub>		.,
	VHYS(2)	P87 small signal input side		2.5 to 3.6		0.1V <sub>DD</sub>		V
Pin capacitance	СР	All pins	For pins other than that under test:     VIN=VSS     f=1MHz     Ta=25°C	2.5 to 3.6		10		pF
Input sensitivity	Vsen	P87 small signal		2.5 to 3.6	0.12V <sub>DD</sub>			Vpp

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

# $\begin{tabular}{ll} \textbf{Consumption Current Characteristics} & at Ta = -40 ^{\circ}C & to +85 ^{\circ}C, V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V \\ \end{tabular}$

Parameter	Symbol	Pin/	Conditions			Specifi	cation	
1 didilietei	Gymbol	Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Normal mode consumption current (Note 7-1)	IDDOP(1)	V <sub>DD</sub> 1 =V <sub>DD</sub> 2 =V <sub>DD</sub> 3	FmCF=18MHz ceramic oscillation mode FmX'tal=32.768kHz crystal oscillation mode System clock set to 12MHz side Internal RC oscillation stopped. Frequency variable RC oscillation stopped. 1/1 frequency division ratio	2.7 to 3.6		6.1	15.6	
	IDDOP(2)		FmCF=8MHz ceramic oscillation mode FmX'tal=32.768kHz crystal oscillation mode System clock set to 12MHz side Internal RC oscillation stopped. Frequency variable RC oscillation stopped.  1/1 frequency division ratio	2.5 to 3.6		3.9	8.8	
	IDDOP(3)		FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz crystal oscillation mode System clock set to internal RC oscillation Frequency variable RC oscillation stopped. 1/2 frequency division ratio	2.5 to 3.6		0.4	1.7	mA
	IDDOP(4)		FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz crystal oscillation mode Internal RC oscillation stopped. System clock set to 10MHz with frequency variable RC oscillation  1/1 frequency division ratio	2.5 to 3.6		4.3	12.0	
IDDG	IDDOP(5)		FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz crystal oscillation mode Internal RC oscillation stopped. System clock set to 4MHz with frequency variable RC oscillation  1/1 frequency division ratio	2.5 to 3.6		2.1	6.6	
	IDDOP(6)		FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz crystal oscillation mode System clock set to 32.768kHz side Internal RC oscillation stopped. Frequency variable RC oscillation stopped. 1/2 frequency division ratio	2.5 to 3.6		19.3	73	μА

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors.

Continued on next page.

Continued from preceding page.

Parameter	Symbol	Pin/	Conditions		Specification			
	5,111501	Remarks	33.13110110	V <sub>DD</sub> [V]	min	typ	max	unit
HALT mode consumption current (Note 7-1)	IDDHALT(1)	V <sub>DD</sub> 1 =V <sub>DD</sub> 2 =V <sub>DD</sub> 3	HALT mode FmCF=18MHz ceramic oscillation mode FmX'tal=32.768kHz crystal oscillation mode System clock set to 12MHz side Internal RC oscillation stopped. Frequency variable RC oscillation stopped.	2.7 to 3.6		2.7	6.8	
	IDDHALT(2)		HALT mode FMCF=8MHz ceramic oscillation mode FmX'tal=32.768kHz crystal oscillation mode System clock set to 12MHz side Internal RC oscillation stopped. Frequency variable RC oscillation stopped.	2.5 to 3.6		1.4	3.1	
	IDDHALT(3)		HALT mode     FmCF=0Hz (oscillation stopped)     FmX'tal=32.768kHz crystal oscillation mode     System clock set to internal RC oscillation     Frequency variable RC oscillation stopped.     1/2 frequency division ratio	2.5 to 3.6		0.2	0.75	mA
	IDDHALT(4)		HALT mode FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz crystal oscillation mode Internal RC oscillation stopped. System clock set to 10MHz with frequency variable RC oscillation  1/1 frequency division ratio	2.5 to 3.6		1.6	4.6	
	IDDHALT(5)		HALT mode FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz crystal oscillation mode Internal RC oscillation stopped. System clock set to 4MHz with frequency variable RC oscillation  1/1 frequency division ratio	2.5 to 3.6		0.7	1.75	
	IDDHALT(6)		HALT mode FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz crystal oscillation mode System clock set to 32.768kHz side Internal RC oscillation stopped. Frequency variable RC oscillation stopped.	2.5 to 3.6		12.4	54.9	
HOLD mode consumption current	IDDHOLD(1)	V <sub>DD</sub> 1	HOLD mode     CF1=V <sub>DD</sub> or open (External clock mode)	2.5 to 3.6		0.08	18.4	μА
Timer HOLD mode consumption current	IDDHOLD(2)		Timer HOLD mode CF1=VDD or open (External clock mode) FmX'tal=32.768kHz crystal oscillation mode	2.5 to 3.6		10.14	34.4	

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors.

# F-ROM Write Characteristics at Ta = +10°C to +55°C, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0$ V

Parameter	Symbol	Pin/Remarks	Conditions V <sub>DD</sub> [V]		Specification				
				V <sub>DD</sub> [V]	min	typ	max	unit	
Onboard programming current	IDDFW(1)	V <sub>DD</sub> 1	Without CPU current	3.0 to 3.6		7	11	mA	
Programming	tFW(1)		2K-byte erase operation	3.0 to 3.6		12	15	ms	
time	tFW(2)		2K-byte writing operation	3.0 to 3.6		35	45	μS	

# **UART (Full Duplex) Operating Conditions** at Ta = +40 to +85°C, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$


Danamatan	Symbol	Pin/Remarks	O an distance	O and little and		Specification				
Parameter			Conditions	V <sub>DD</sub> [V]	min	typ	max	unit		
Transfer rate	UBR	UTX(S32), URX(S33)		2.5 to 3.6	16/3		8192/3	tCYC		

Data length: 7/8/9 bits (LSB first)


Stop bits : 1 bit (2-bit in continuous data transmission)


Parity bits : None

Example of 8-bit Data Transmission Mode Processing (Transmit Data=55H)



Example of 8-bit Data Reception Mode Processing (Receive Data=55H)





#### Note:

Determine the value of  $C_{RES}$  and  $R_{RES}$  so that the reset signal is present for a period of  $200\mu s$  after the supply voltage goes beyond the lower limit of the IC's operating voltage.

Figure 5 Reset Circuit




Figure 6 Serial I/O Waveforms




Figure 7 Pulse Input Timing Signal Waveform




Figure 8 LCD bias resistor

### ORDERING INFORMATION

Device	Package	Shipping (Qty / Packing)
LC87F7NC8AUEJ-2H	QIP100E(14×20) (Pb-Free / Halogen Free)	50 / Tray Foam
LC87F7NC8AVUEJ-2H	QIP100E(14×20) (Pb-Free / Halogen Free)	50 / Tray Foam

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent re