

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Obsolete
Core Processor	F ² MC-16FX
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SCI, UART/USART
Peripherals	DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	99
Program Memory Size	160KB (160K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 32x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	120-LQFP
Supplier Device Package	120-LQFP (16x16)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb96f6c5abpmc-gse2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Contents

1. Product Lineup	
2. Block Diagram	
3. Pin Assignment	
4. Pin Description	8
5. Pin Circuit Type	10
6. I/O Circuit Type	
7. Memory Map	21
8. RAMSTART Addresses	
9. User ROM Memory Map for Flash Devices	
10. Serial Programming Communication Interface	24
11. Interrupt Vector Table	
12. Handling Precautions	
12.1 Precautions for Product Design	29
12.2 Precautions for Package Mounting	30
12.3 Precautions for Use Environment	
13. Handling Devices	32
14. Electrical Characteristics	36
14.1 Absolute Maximum Ratings	36
14.2 Recommended Operating Conditions	39
14.3 DC Characteristics	40
14.3.1 Current Rating	40
14.3.2 Pin Characteristics	44
14.4 AC Characteristics	
14.4.1 Main Clock Input Characteristics	
14.4.2 Sub Clock Input Characteristics	49
14.4.3 Built-in RC Oscillation Characteristics	
14.4.4 Internal Clock Timing	
14.4.5 Operating Conditions of PLL	
14.4.6 Reset Input	
14.4.7 Power-on Reset Timing	
14.4.8 USART Timing	
14.4.9 External Input Timing	
14.4.10 I ² C Timing	
14.5 A/D Converter	
14.5.1 Electrical Characteristics for the A/D Converter	
14.5.2 Accuracy and Setting of the A/D Converter Sampling Time	
14.5.3 Definition of A/D Converter Terms	
14.6 High Current Output Slew Rate	
14.7 Low Voltage Detection Function Characteristics	
14.8 Flash Memory Write/Erase Characteristics	
15. Example Characteristics	
16. Ordering Information	
17. Package Dimension	
18. Major Changes	
Document History	70



1. Product Lineup

Features Product Type Subclock Dual Operation Flash Memory RAM 128.5KB + 32KB 8KB 256.5KB + 32KB 16KB Package 16KB Package 0MA USART with automatic LIN-Header transmission/reception with 16 byte RX- and TX-FIFO I ² C 8/10-bit A/D Converter with Data Buffer with Range Comparator with Scan Disable with ADC Pulse Detection 16-bit Reload Timer (RLT) 16-bit Neut Compare Unit (ICU) 8/16-bit Programmable Pulse Generator (PPG) with Start delay with Ramp Quadrature Position/Revolution Counter (QPRC) CAN Interface External Interrupts (INT) Non-Maskable Interrupt (NMI) Sound Generator (SG)	MB966C0 Flash Memory Product Subclock can be set by software - MB96F6C5R, MB96F6C5A MB96F6C6R	Remark		
Subclock RAM Dual Operation Flash Memory RAM 128.5KB + 32KB 8KB 256.5KB + 32KB 16KB Package 16KB DMA USART With automatic LIN-Header transmission/reception with 16 byte RX- and TX-FIFO I'C 8/10-bit A/D Converter With Data Buffer with Range Comparator with Scan Disable with ADC Pulse Detection 16-bit Reload Timer (RLT) 16-bit Free-Running Timer (FRT) 16-bit Input Capture Unit (ICU) 16-bit Programmable Pulse Generator (PPG) with Start delay with Start delay with Start delay Quadrature Position/Revolution Counter (QPRC) CAN Interface External Interrupts (INT) Non-Maskable Interrupt (NMI) Sound Generator (SG) LCD Controller Real Time Clock (RTC)	Subclock can be set by software - MB96F6C5R, MB96F6C5A MB96F6C6R	Product Ontions		
128.5KB + 32KB 8KB 256.5KB + 32KB 16KB Package 16KB DMA USART With automatic LIN-Header transmission/reception with 16 byte RX- and TX-FIFO 17 8/10-bit A/D Converter with Data Buffer with Range Comparator with Scan Disable with ADC Pulse Detection 16-bit Reload Timer (RLT) 16-bit Reload Timer (RLT) 16-bit Input Capture Unit (ICU) 16-bit Input Compare Unit (OCU) 8/16-bit Programmable Pulse Generator (PPG) with Start delay with Ramp with Ramp Quadrature Position/Revolution Counter (QPRC) CAN Interface External Interrupts (INT) Non-Maskable Interrupt (NMI) Sound Generator (SG) LCD Controller Real Time Clock (RTC) External Interrupt (SC)		Product Options		
256.5KB + 32KB 16KB Package DMA USART USART With automatic LIN-Header transmission/reception With 16 byte RX- and TX-FIFO I'C 8/10-bit A/D Converter With Data Buffer With Range Comparator With Scan Disable With ADC Pulse Detection 16-bit Reload Timer (RLT) 16-bit Free-Running Timer (FRT) 16-bit Input Capture Unit (ICU) 16-bit Input Compare Unit (OCU) 8/16-bit Programmable Pulse Generator (PPG) With Start delay With Start delay With Ramp Quadrature Position/Revolution Counter (QPRC) CAN Interface External Interrupts (INT) Non-Maskable Interrupt (NMI) Sound Generator (SG) LCD Controller Real Time Clock (RTC)	MB96F6C6R	Product Options		
Package DMA USART USART With automatic LIN-Header transmission/reception with 16 byte RX- and TX-FIFO I ² C 8/10-bit A/D Converter with Data Buffer with Range Comparator with Scan Disable with ADC Pulse Detection 16-bit Reload Timer (RLT) 16-bit Free-Running Timer (FRT) 16-bit Input Capture Unit (ICU) 16-bit Output Compare Unit (OCU) 8/16-bit Programmable Pulse Generator (PPG) with Start delay with Ramp Quadrature Position/Revolution Counter (QPRC) CAN Interface External Interrupts (INT) Non-Maskable Interrupt (NMI) Sound Generator (SG) LCD Controller Real Time Clock (RTC)		Product Options R: MCU with CAN		
DMA USART with automatic LIN-Header transmission/reception with 16 byte RX- and TX-FIFO I ² C 8/10-bit A/D Converter with Data Buffer with Range Comparator with Scan Disable with ADC Pulse Detection 16-bit Reload Timer (RLT) 16-bit Free-Running Timer (FRT) 16-bit Input Capture Unit (ICU) 16-bit Output Compare Unit (OCU) 8/16-bit Programmable Pulse Generator (PPG) with Start delay with Start delay with Ramp Quadrature Position/Revolution Counter (QPRC) CAN Interface External Interrupts (INT) Non-Maskable Interrupt (NMI) Sound Generator (SG) LCD Controller Real Time Clock (RTC)		A: MCU without CAN		
USART with automatic LIN-Header transmission/reception with 16 byte RX- and TX-FIFO I ² C 8/10-bit A/D Converter with Data Buffer with Range Comparator with Scan Disable with ADC Pulse Detection 16-bit Reload Timer (RLT) 16-bit Free-Running Timer (FRT) 16-bit Input Capture Unit (ICU) 16-bit Output Compare Unit (OCU) 8/16-bit Programmable Pulse Generator (PPG) with Timing point capture with Start delay with Ramp Quadrature Position/Revolution Counter (QPRC) CAN Interface External Interrupts (INT) Non-Maskable Interrupt (NMI) Sound Generator (SG) LCD Controller Real Time Clock (RTC)	LQFP-120 FPT-120P-M21			
with automatic LIN-Header transmission/reception with 16 byte RX- and TX-FIFO I ² C 8/10-bit A/D Converter with Data Buffer with Range Comparator with Scan Disable with ADC Pulse Detection 16-bit Reload Timer (RLT) 16-bit Free-Running Timer (FRT) 16-bit Output Compare Unit (ICU) 16-bit Output Compare Unit (OCU) 8/16-bit Programmable Pulse Generator (PPG) with Start delay with Ramp Quadrature Position/Revolution Counter (QPRC) CAN Interface External Interrupts (INT) Non-Maskable Interrupt (NMI) Sound Generator (SG) LCD Controller Real Time Clock (RTC)	4ch			
transmission/reception with 16 byte RX- and TX-FIFO I ² C 8/10-bit A/D Converter with Data Buffer with Can Disable with ADC Pulse Detection 16-bit Reload Timer (RLT) 16-bit Free-Running Timer (FRT) 16-bit Output Compare Unit (ICU) 16-bit Programmable Pulse Generator (PPG) with Start delay with Ramp Quadrature Position/Revolution Counter (QPRC) CAN Interface External Interrupts (INT) Non-Maskable Interrupt (NMI) Sound Generator (SG) LCD Controller	5ch	LIN-USART 0 to 2/4/5		
I ² C 8/10-bit A/D Converter with Data Buffer with Range Comparator with Scan Disable with ADC Pulse Detection 16-bit Reload Timer (RLT) 16-bit Free-Running Timer (FRT) 16-bit Output Compare Unit (ICU) 8/16-bit Programmable Pulse Generator (PPG) with Timing point capture with Start delay with Ramp Quadrature Position/Revolution Counter (QPRC) CAN Interface External Interrupts (INT) Non-Maskable Interrupt (NMI) Sound Generator (SG) LCD Controller Real Time Clock (RTC)	2ch	LIN-USART 0/1		
with Data Buffer with Range Comparator with Scan Disable with ADC Pulse Detection 16-bit Reload Timer (RLT) 16-bit Free-Running Timer (FRT) 16-bit Input Capture Unit (ICU) 16-bit Output Compare Unit (OCU) 8/16-bit Programmable Pulse Generator (PPG) with Timing point capture with Start delay with Ramp Quadrature Position/Revolution Counter (QPRC) CAN Interface External Interrupts (INT) Non-Maskable Interrupt (NMI) Sound Generator (SG) LCD Controller Real Time Clock (RTC)	1ch	I ² C 0		
with Data Buffer with Range Comparator with Scan Disable with ADC Pulse Detection 16-bit Reload Timer (RLT) 16-bit Free-Running Timer (FRT) 16-bit Input Capture Unit (ICU) 16-bit Output Compare Unit (OCU) 8/16-bit Programmable Pulse Generator (PPG) with Start delay with Ramp Quadrature Position/Revolution Counter (QPRC) CAN Interface External Interrupts (INT) Non-Maskable Interrupt (NMI) Sound Generator (SG) LCD Controller Real Time Clock (RTC)	32ch	AN 0 to 31		
with Scan Disable with ADC Pulse Detection 16-bit Reload Timer (RLT) 16-bit Free-Running Timer (FRT) 16-bit Input Capture Unit (ICU) 16-bit Output Compare Unit (OCU) 8/16-bit Programmable Pulse Generator (PPG) with Timing point capture with Start delay with Ramp Quadrature Position/Revolution Counter (QPRC) CAN Interface External Interrupts (INT) Non-Maskable Interrupt (NMI) Sound Generator (SG) LCD Controller Real Time Clock (RTC)	No			
with Scan Disable with ADC Pulse Detection 16-bit Reload Timer (RLT) 16-bit Free-Running Timer (FRT) 16-bit Input Capture Unit (ICU) 16-bit Output Compare Unit (OCU) 8/16-bit Programmable Pulse Generator (PPG) with Timing point capture with Start delay with Ramp Quadrature Position/Revolution Counter (QPRC) CAN Interface External Interrupts (INT) Non-Maskable Interrupt (NMI) Sound Generator (SG) LCD Controller Real Time Clock (RTC)	Yes			
16-bit Reload Timer (RLT) 16-bit Free-Running Timer (FRT) 16-bit Input Capture Unit (ICU) 16-bit Output Compare Unit (OCU) 8/16-bit Programmable Pulse Generator (PPG) with Timing point capture with Start delay with Ramp Quadrature Position/Revolution Counter (QPRC) CAN Interface External Interrupts (INT) Non-Maskable Interrupt (NMI) Sound Generator (SG) LCD Controller Real Time Clock (RTC)	Yes			
16-bit Free-Running Timer (FRT) 16-bit Input Capture Unit (ICU) 16-bit Output Compare Unit (OCU) 8/16-bit Programmable Pulse Generator (PPG) with Timing point capture with Start delay with Ramp Quadrature Position/Revolution Counter (QPRC) CAN Interface External Interrupts (INT) Non-Maskable Interrupt (NMI) Sound Generator (SG) LCD Controller Real Time Clock (RTC)	Yes			
16-bit Input Capture Unit (ICU) 16-bit Output Compare Unit (OCU) 8/16-bit Programmable Pulse Generator (PPG) with Timing point capture with Start delay with Ramp Quadrature Position/Revolution Counter (QPRC) CAN Interface External Interrupts (INT) Non-Maskable Interrupt (NMI) Sound Generator (SG) LCD Controller Real Time Clock (RTC)	5ch	RLT 0 to 3/6		
16-bit Output Compare Unit (OCU) 8/16-bit Programmable Pulse Generator (PPG) with Timing point capture with Start delay with Ramp Quadrature Position/Revolution Counter (QPRC) CAN Interface External Interrupts (INT) Non-Maskable Interrupt (NMI) Sound Generator (SG) LCD Controller Real Time Clock (RTC)	2ch	FRT 0/1		
8/16-bit Programmable Pulse Generator (PPG) with Timing point capture with Start delay with Ramp Quadrature Position/Revolution Counter (QPRC) CAN Interface External Interrupts (INT) Non-Maskable Interrupt (NMI) Sound Generator (SG) LCD Controller Real Time Clock (RTC)	8ch (5 channels for LIN-USART)	ICU 0 to 7 (ICU 0/1/4 to 6 for LIN-USART)		
with Timing point capture with Start delay with Ramp Quadrature Position/Revolution Counter (QPRC) CAN Interface External Interrupts (INT) Non-Maskable Interrupt (NMI) Sound Generator (SG) LCD Controller Real Time Clock (RTC)	4ch	OCU 0 to 3		
with Start delay with Ramp Quadrature Position/Revolution Counter (QPRC) CAN Interface External Interrupts (INT) Non-Maskable Interrupt (NMI) Sound Generator (SG) LCD Controller Real Time Clock (RTC)	12ch (16-bit) / 24ch (8-bit)	PPG 0 to 7/12 to 15		
with Ramp Quadrature Position/Revolution Counter (QPRC) CAN Interface External Interrupts (INT) Non-Maskable Interrupt (NMI) Sound Generator (SG) LCD Controller Real Time Clock (RTC)	Yes			
Quadrature Position/Revolution Counter (QPRC) CAN Interface External Interrupts (INT) Non-Maskable Interrupt (NMI) Sound Generator (SG) LCD Controller Real Time Clock (RTC)	Yes			
(QPRC) CAN Interface External Interrupts (INT) Non-Maskable Interrupt (NMI) Sound Generator (SG) LCD Controller Real Time Clock (RTC)	No			
External Interrupts (INT) Non-Maskable Interrupt (NMI) Sound Generator (SG) LCD Controller Real Time Clock (RTC)	2ch	QPRC 0/1		
Non-Maskable Interrupt (NMI) Sound Generator (SG) LCD Controller Real Time Clock (RTC)	1ch	CAN 0 32 Message Buffers		
Non-Maskable Interrupt (NMI) Sound Generator (SG) LCD Controller Real Time Clock (RTC)	16ch	INT 0 to 15		
Sound Generator (SG) LCD Controller Real Time Clock (RTC)	1ch			
LCD Controller Real Time Clock (RTC)	2ch	SG 0/1		
	4COM × 44SEG	COM 0 to 3 SEG 0 to 4/7 to 45		
	1ch			
	97 (Dual clock mode) 99 (Single clock mode)			
Clock Calibration Unit (CAL)	1ch			
Clock Output Function	2ch			
Low Voltage Detection Function	Yes	Low voltage detection function can be disabled by software		
Hardware Watchdog Timer	Yes			
On-chip RC-oscillator	Yes			
On-chip Debugger	Yes			

Note: All signals of the peripheral function in each product cannot be allocated by limiting the pins of package.

It is necessary to use the port relocate function of the general I/O port according to your function use.






Pin name	Feature	Description
SINn	USART	USART n serial data input pin
SINn_R	USART	Relocated USART n serial data input pin
SOTn	USART	USART n serial data output pin
SOTn_R	USART	Relocated USART n serial data output pin
TINn	Reload Timer	Reload Timer n event input pin
TINn_R	Reload Timer	Relocated Reload Timer n event input pin
TOTn	Reload Timer	Reload Timer n output pin
TOTn_R	Reload Timer	Relocated Reload Timer n output pin
TTGn	PPG	Programmable Pulse Generator n trigger input pin
TXn	CAN	CAN interface n TX output pin
Vn	LCD	LCD voltage reference pin
Vcc	Supply	Power supply pin
Vss	Supply	Power supply pin
WOT	RTC	Real Time clock output pin
WOT_R	RTC	Relocated Real Time clock output pin
X0	Clock	Oscillator input pin
X0A	Clock	Subclock Oscillator input pin
X1	Clock	Oscillator output pin
X1A	Clock	Subclock Oscillator output pin
ZINn	QPRC	Quadrature Position/Revolution Counter Unit n input pin



Pin no.	I/O circuit type*	Pin name
116	Q	P03_3 / V3 / SEG39 / PPG15_B / SCK5_R
117	М	P03_4 / RX0 / INT4
118	Н	P03_5 / TX0
119	Н	P03_6 / INT0 / NMI
120	Supply	Vcc

*: See "I/O Circuit Type" for details on the I/O circuit types.







10. Serial Programming Communication Interface

USART pins for Flash serial programming (MD = 0, DEBUG I/F = 0, Serial Communication mode)

MB966C0								
Pin Number	USART Number	Normal Function						
8		SINO						
9	USART0	SOT0						
10		SCK0						
3		SIN1						
4	USART1	SOT1						
5		SCK1						
56		SIN2						
57	USART2	SOT2						
58		SCK2						
101		SIN4						
102	USART4	SOT4						
103		SCK4						





Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description	
81	2B8 _H	-	-	81	Reserved	
82	2B4 _H	-	-	82	Reserved	
83	2B0 _H	-	-	83	Reserved	
84	2AC _H	-	-	84	Reserved	
85	2A8 _H	-	-	85	Reserved	
86	2A4 _H	-	-	86	Reserved	
87	2A0 _H	-	-	87	Reserved	
88	29C _H	-	-	88	Reserved	
89	298 _H	FRT0	Yes	89	Free-Running Timer 0	
90	294 _H	FRT1	Yes	90	Free-Running Timer 1	
91	290 _H	-	-	91	Reserved	
92	28C _H	-	-	92	Reserved	
93	288 _H	RTC0	No	93	Real Time Clock	
94	284 _H	CALO	No	94	Clock Calibration Unit	
95	280 _H	SG0	No	95	Sound Generator 0	
96	27C _H	IIC0	Yes	96	I ² C interface 0	
97	278 _H	-	-	97	Reserved	
98	274 _H	ADC0	Yes	98	A/D Converter 0	
99	270 _H	-	-	99	Reserved	
100	26C _H	-	-	100	Reserved	
101	268 _H	LINR0	Yes	101	LIN USART 0 RX	
102	264 _H	LINTO	Yes	102	LIN USART 0 TX	
103	260 _H	LINR1	Yes	103	LIN USART 1 RX	
104	25C _H	LINT1	Yes	104	LIN USART 1 TX	
105	258 _H	LINR2	Yes	105	LIN USART 2 RX	
106	254 _H	LINT2	Yes	106	LIN USART 2 TX	
107	250 _н	-	-	107	Reserved	
108	24C _H	-	-	108	Reserved	
109	248 _H	LINR4	Yes	109	LIN USART 4 RX	
110	244 _H	LINT4	Yes	110	LIN USART 4 TX	
111	240 _H	LINR5	Yes	111	LIN USART 5 RX	
112	23C _H	LINT5	Yes	112	LIN USART 5 TX	
113	238 _H	-	-	113	Reserved	
114	234 _H	-	-	114	Reserved	
115	230 _H	-	-	115	Reserved	
116	22C _H	-	-	116	Reserved	
117	228 _H	-	-	117	Reserved	
118	224 _H	-	-	118	Reserved	
119	220 _H	-	-	119	Reserved	
120	21C _H	-	-	120	Reserved	





Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description	
121	218 _н	SG1	No	121	Sound Generator 1	
122	214 _H	-	-	122	Reserved	
123	210 _H	-	-	123	Reserved	
124	20C _H	-	-	124	Reserved	
125	208 _H	-	-	125	Reserved	
126	204 _H	-	-	126	Reserved	
127	200 _н	-	-	127	Reserved	
128	1FC _H	-	-	128	Reserved	
129	1F8 _H	-	-	129	Reserved	
130	1F4 _H	-	-	130	Reserved	
131	1F0 _H	-	-	131	Reserved	
132	1EC _H	-	-	132	Reserved	
133	1E8 _H	FLASHA	Yes	133	Flash memory A interrupt	
134	1E4 _H	-	-	134	Reserved	
135	1Е0 _н	-	-	135	Reserved	
136	1DC _H	-	-	136	Reserved	
137	1D8 _H	QPRC0	Yes	137	Quad Position/Revolution counter 0	
138	1D4 _H	QPRC1	Yes	138	Quad Position/Revolution counter 1	
139	1D0 _H	ADCRC0	No	139	A/D Converter 0 - Range Comparator	
140	1CC _H	ADCPD0	No	140	A/D Converter 0 - Pulse detection	
141	1C8 _H	-	-	141	Reserved	
142	1C4 _H	-	-	142	Reserved	
143	1C0 _H	-	-	143	Reserved	



13. Handling Devices

Special care is required for the following when handling the device:

- Latch-up prevention
- Unused pins handling
- External clock usage
- Notes on PLL clock mode operation
- Power supply pins (Vcc/Vss)
- Crystal oscillator and ceramic resonator circuit
- Turn on sequence of power supply to A/D converter and analog inputs
- Pin handling when not using the A/D converter
- Notes on Power-on
- Stabilization of power supply voltage
- Serial communication
- Mode Pin (MD)

1. Latch-up prevention

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than V_{CC} or lower than V_{SS} is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between Vcc pins and Vss pins.
- The $\mathsf{AV}_{\mathsf{CC}}$ power supply is applied before the V_{CC} voltage.

Latch-up may increase the power supply current dramatically, causing thermal damages to the device.

For the same reason, extra care is required to not let the analog power-supply voltage (AV_{CC}, AVRH) exceed the digital power-supply voltage.

2. Unused pins handling

Unused input pins can be left open when the input is disabled (corresponding bit of Port Input Enable register PIER = 0).

Leaving unused input pins open when the input is enabled may result in misbehavior and possible permanent damage of the device. To prevent latch-up, they must therefore be pulled up or pulled down through resistors which should be more than $2k\Omega$.

Unused bidirectional pins can be set either to the output state and be then left open, or to the input state with either input disabled or external pull-up/pull-down resistor as described above.

3. External clock usage

The permitted frequency range of an external clock depends on the oscillator type and configuration.

See AC Characteristics for detailed modes and frequency limits. Single and opposite phase external clocks must be connected as follows:




(2) Single phase external clock for Sub oscillator

When using a single phase external clock for the Sub oscillator, "External clock mode" must be selected and X0A/P04_0 pin must be driven. X1A/P04_1 pin can be configured as GPIO.

(3) Opposite phase external clock

When using an opposite phase external clock, X1 (X1A) pins must be supplied with a clock signal which has the opposite phase to the X0 (X0A) pins. Supply level on X0 and X1 pins must be 1.8V.



4. Notes on PLL clock mode operation

If the microcontroller is operated with PLL clock mode and no external oscillator is operating or no external clock is supplied, the microcontroller attempts to work with the free oscillating PLL. Performance of this operation, however, cannot be guaranteed.

5. Power supply pins (Vcc/Vss)

It is required that all V_{CC} -level as well as all V_{SS} -level power supply pins are at the same potential. If there is more than one V_{CC} or V_{SS} level, the device may operate incorrectly or be damaged even within the guaranteed operating range.

Vcc and Vss pins must be connected to the device from the power supply with lowest possible impedance.

The smoothing capacitor at Vcc pin must use the one of a capacity value that is larger than Cs.

Besides this, as a measure against power supply noise, it is required to connect a bypass capacitor of about 0.1µF between Vcc and Vss pins as close as possible to Vcc and Vss pins.

6. Crystal oscillator and ceramic resonator circuit

Noise at X0, X1 pins or X0A, X1A pins might cause abnormal operation. It is required to provide bypass capacitors with shortest possible distance to X0, X1 pins and X0A, X1A pins, crystal oscillator (or ceramic resonator) and ground lines, and, to the utmost effort, that the lines of oscillation circuit do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0, X1 pins and X0A, X1A pins with a ground area for stabilizing the operation.

It is highly recommended to evaluate the quartz/MCU or resonator/MCU system at the quartz or resonator manufacturer, especially when using low-Q resonators at higher frequencies.

7. Turn on sequence of power supply to A/D converter and analog inputs

It is required to turn the A/D converter power supply (AV_{CC}, AVRH, AVRL) and analog inputs (ANn) on after turning the digital power supply (V_{CC}) on.

It is also required to turn the digital power off after turning the A/D converter supply and analog inputs off. In this case, AVRH must not exceed AV_{CC} . Input voltage for ports shared with analog input ports also must not exceed AV_{CC} (turning the analog and digital power supplies simultaneously on or off is acceptable).

8. Pin handling when not using the A/D converter

If the A/D converter is not used, the power supply pins for A/D converter should be connected such as $AV_{CC} = V_{CC}$, $AV_{SS} = AVRH = AVRL = V_{SS}$.



9. Notes on Power-on

To prevent malfunction of the internal voltage regulator, supply voltage profile while turning the power supply on should be slower than 50µs from 0.2V to 2.7V.

10. Stabilization of power supply voltage

If the power supply voltage varies acutely even within the operation safety range of the V_{CC} power supply voltage, a malfunction may occur. The V_{CC} power supply voltage must therefore be stabilized. As stabilization guidelines, the power supply voltage must be stabilized in such a way that V_{CC} ripple fluctuations (peak to peak value) in the commercial frequencies (50Hz to 60Hz) fall within 10% of the standard V_{CC} power supply voltage and the transient fluctuation rate becomes 0.1V/µs or less in instantaneous fluctuation for power supply switching.

11. Serial communication

There is a possibility to receive wrong data due to noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise. Consider receiving of wrong data when designing the system. For example apply a checksum and retransmit the data if an error occurs.


12. Mode Pin (MD)

Connect the mode pin directly to Vcc or Vss pin. To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the mode pin to Vcc or Vss pin and provide a low-impedance connection.





• Sample recommended circuits:



*5: The maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance of the package on the PCB.

The actual power dissipation depends on the customer application and can be calculated as follows: $P_D = P_{IO} + P_{INT}$

 $P_{IO} = \Sigma (V_{OL} \times I_{OL} + V_{OH} \times I_{OH})$ (I/O load power dissipation, sum is performed on all I/O ports)

 $P_{INT} = V_{CC} \times (I_{CC} + I_A)$ (internal power dissipation)

I_{CC} is the total core current consumption into V_{CC} as described in the "DC characteristics" and depends on the selected operation mode and clock frequency and the usage of functions like Flash programming.

 I_A is the analog current consumption into AV_{CC}.

*6: Worst case value for a package mounted on single layer PCB at specified T_A without air flow.

*7: Write/erase to a large sector in flash memory is warranted with $T_A \leq +105^{\circ}C$.

WARNING

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.



14.2 Recommended Operating Conditions

$(V_{SS} = AV_{SS} = 0V)$										
Parameter	Symbol		Value			Remarks				
i urumeter	Cymson	Min	Тур	Max	Unit	Romanio				
Power supply voltage	V _{CC} , AV _{CC}	2.7	-	5.5	V					
Fower supply vollage	VCC, AVCC	2.0	-	5.5	V	Maintains RAM data in stop mode				
Smoothing capacitor at C pin	Cs	0.5	1.0 to 3.9	4.7	μF	1.0 μ F (Allowance within ± 50%) 3.9 μ F (Allowance within ± 20%) Please use the ceramic capacitor or the capacitor of the frequency response of this level. The smoothing capacitor at V _{CC} must use the one of a capacity value that is larger than C _S .				

WARNING

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



Deremeter	Symbol	Pin	Conditions	Value			Linit	Domortio
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks
				-	20	60	μA	T _A = +25°C
Power supply current in Stop mode ^{*3}	I _{ссн}		-	-	-	880	μA	T _A = +105°C
				-	-	1840	μA	T _A = +125°C
Flash Power Down current		Vcc	-	-	36	70	μA	
Power supply current for active Low		VCC	Low voltage detector	-	5	-	μA	T _A = +25°C
Voltage detector ^{*4}	ICCLVD	CLVD	enabled	-	-	12.5	μA	T _A = +125°C
Flash Write/				-	12.5	-	mA	T _A = +25°C
Erase current*5	Iccflash		-		-	20	mA	T _A = +125°C

*1: The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. See chapter "Standby mode and voltage regulator control circuit" of the Hardware Manual for further details about voltage regulator control. Current for "On Chip Debugger" part is not included. Power supply current in Run mode does not include Flash Write / Erase current.

 *2: The power supply current in Timer mode is the value when Flash is in Power-down / reset mode. When Flash is not in Power-down / reset mode, I_{CCFLASHPD} must be added to the Power supply current. The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. The current for "On Chip Debugger" part is not included.

*3: The power supply current in Stop mode is the value when Flash is in Power-down / reset mode.

When Flash is not in Power-down / reset mode, I_{CCFLASHPD} must be added to the Power supply current.

*4: When low voltage detector is enabled, I_{CCLVD} must be added to Power supply current.

*5: When Flash Write / Erase program is executed, I_{CCFLASH} must be added to Power supply current.



14.3.2 Pin Characteristics


	naracteristi		$(V_{CC} = AV)$	_{cc} = 2.7V to		ss = AVss	= 0V, T	_A = - 40°C to + 125°C)	
Parameter	Symbol	Pin name	Conditions	Min	Value Min Typ Max			Remarks	
		Port inputs	-	V _{cc} × 0.7	-	V _{cc} + 0.3	V	CMOS Hysteresis input	
	VIH	Pnn_m	-	V _{cc} × 0.8	-	V _{cc} + 0.3	V	AUTOMOTIVE Hysteresis input	
	VIHX0S	X0	External clock in "Fast Clock Input mode"	VD × 0.8	-	VD	V	VD=1.8V±0.15V	
"H" level input voltage	VIHX0AS	X0A	External clock in "Oscillation mode"	V _{cc} × 0.8	-	V _{cc} + 0.3	V		
	V _{IHR}	RSTX	-	V _{CC} × 0.8	-	V _{cc} + 0.3	V	CMOS Hysteresis input	
	VIHM	MD	-	V _{cc} - 0.3	-	V _{CC} + 0.3	V	CMOS Hysteresis input	
	V _{IHD}	DEBUG I/F	-	2.0	-	V _{CC} + 0.3	V	TTL Input	
	V _{IL} Port inputs Pnn_m	Port inputs	-	V _{ss} - 0.3	-	V _{CC} × 0.3	V	CMOS Hysteresis input	
			-	V _{ss} - 0.3	-	$V_{CC} \times 0.5$	V	AUTOMOTIVE Hysteresis input	
	VILX0S	X0	External clock in "Fast Clock Input mode"	Vss	-	VD × 0.2	V	VD=1.8V±0.15V	
"L" level input voltage	VILXOAS	X0A	External clock in "Oscillation mode"	V _{ss} - 0.3	-	V _{CC} × 0.2	V		
	V _{ILR}	RSTX	-	V _{SS} - 0.3	-	V _{CC} × 0.2	V	CMOS Hysteresis input	
	V _{ILM}	MD	-	V _{SS} - 0.3	-	V _{SS} + 0.3	V	CMOS Hysteresis input	
	V _{ILD}	DEBUG I/F	-	V _{SS} - 0.3	-	0.8	V	TTL Input	



14.4 AC Characteristics

14.4.1 Main Clock Input Characteristics

$(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, VD=1.8V\pm0.15V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$									
Parameter	Symbol	Pin name	Value			Unit	Remarks		
Falameter	Symbol	Finname	Min	Тур	Max		Remarks		
			4	-	8	MHz	When using a crystal oscillator, PLL off		
Input frequency	f _C	X0, X1	-	-	8	MHz	When using an opposite phase external clock, PLL off		
			4	-	8	MHz	When using a crystal oscillator or opposite phase external clock, PLL on		
Input frequency	f _{FCI}	X0	-	-	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL off		
			4	-	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL on		
Input clock cycle	t _{CYLH}	-	125	-	-	ns			
Input clock pulse width	P _{WH} , P _{WL}	-	55	-	-	ns			






14.5.2 Accuracy and Setting of the A/D Converter Sampling Time

If the external impedance is too high or the sampling time too short, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting the A/D conversion precision.

To satisfy the A/D conversion precision, a sufficient sampling time must be selected. The required sampling time (Tsamp) depends on the external driving impedance Rext, the board capacitance of the A/D converter input pin Cext and the AV_{CC} voltage level. The following replacement model can be used for the calculation:



Rext: External driving impedance

C_{ext}: Capacitance of PCB at A/D converter input

CVIN: Analog input capacity (I/O, analog switch and ADC are contained)

R_{VIN}: Analog input impedance (I/O, analog switch and ADC are contained)

The following approximation formula for the replacement model above can be used:

Tsamp = $7.62 \times (\text{Rext} \times \text{Cext} + (\text{Rext} + \text{R}_{\text{VIN}}) \times \text{C}_{\text{VIN}})$

- Do not select a sampling time below the absolute minimum permitted value. (0.5μ s for $4.5V \le AV_{CC} \le 5.5V$, 1.2μ s for $2.7V \le AV_{CC} < 4.5V$)
- If the sampling time cannot be sufficient, connect a capacitor of about 0.1µF to the analog input pin.
- A big external driving impedance also adversely affects the A/D conversion precision due to the pin input leakage current IIL (static current before the sampling switch) or the analog input leakage current IAIN (total leakage current of pin input and comparator during sampling). The effect of the pin input leakage current IIL cannot be compensated by an external capacitor.
- ■The accuracy gets worse as |AVRH AVRL| becomes smaller.




14.5.3 Definition of A/D Converter Terms

Resolution: Analog variation that is recognized by an A/D converter.Nonlinearity error: Deviation of the actual conversion characteristics from a straight line that connects the zero transition
point (0b0000000000 $\leftarrow \rightarrow$ 0b000000001) to the full-scale transition point (0b1111111110 $\leftarrow \rightarrow$
0b111111111).Differential nonlinearity error : Deviation from the ideal value of the input voltage that is required to change the output code by
1LSB.

Total error: Difference between the actual value and the theoretical value. The total error includes zero transition
error, full-scale transition error and nonlinearity error.


Zero transition voltage: Input voltage which results in the minimum conversion value.


Full scale transition voltage: Input voltage which results in the maximum conversion value.





17. Package Dimension







Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/go/support

© Cypress Semiconductor Corporation 2011-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties of the Software "), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software except as specifically stated license (without the right to sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software provided in source code form, to modify and reproduce the software is and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, or compilation of the Software is prohibited.

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress products. Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.