



Welcome to **E-XFL.COM** 

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	26MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	36
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	96K x 8
Voltage - Supply (Vcc/Vdd)	1.74V ~ 3.6V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	54-UFBGA, WLCSP
Supplier Device Package	54-WLCSP (2.76x2.76)
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/aducm3027bcbz-rl

## **TABLE OF CONTENTS**

General Description	System Clocks/Timers	14
Highlights	ADC Specifications	15
ARM Cortex-M3 Processor	Flash Specifications	15
Memory Architecture	Absolute Maximum Ratings	16
System and Integration Features	ESD Sensitivity	16
On-Chip Peripheral Features	Package Information	16
Development Support	Timing Specifications	17
Additional Information	MCU Test Conditions	25
Reference Designs	Driver Types	25
Security Features Disclaimer	Environmental Conditions	28
Specifications	Pin Configuration And Function Description	29
Operating Conditions	Outline Dimensions	36
Electrical Characteristics	Ordering Guide	37

#### **REVISION HISTORY**

3/2017—Revision 0: Initial Version

- Configurable for ultralow power operation
  - Deep sleep mode, dynamic power management
  - Programmable clock generator unit

#### **ARM Cortex-M3 Memory Subsystem**

The memory map of the ADuCM3027/ADuCM3029 is based on the Cortex-M3 model from ARM. By retaining the standardized memory mapping, it is easier to port applications across M3 platforms.

The ADuCM3027/ADuCM3029 application development is based on memory blocks across code/SRAM regions. Internal memory is available via internal SRAM and internal flash.

#### **Code Region**

Accesses in this region (0x0000 0000 to 0x0001 FC00 for the ADuCM3027 and 0x0000 0000 to 0x0003 FFFF for the ADuCM3029) are performed by the core and target the memory and cache resources.

#### **SRAM Region**

Accesses in this region (0x2000 0000 to 0x2004 7FFF) are performed by the ARM Cortex-M3 core. The SRAM region of the core can otherwise act as a data region for an application.

- Internal SRAM Data Region. This space can contain read/write data. Internal SRAM can be partitioned between code and data (SRAM region in M3 space) in 32 KB blocks. Access to this region occurs at core clock speed with no wait states.
  - It also supports read/write access by the Cortex-M3 core and read/write DMA access by system devices. It supports exclusive memory accesses via the global exclusive access monitor within the Cortex-M3 platform.
- **System MMRs**. Various system memory mapped registers (MMRs) reside in this region.

#### **System Region**

Accesses in this region (0xE000 0000 to 0xF7FF FFFF) are performed by the ARM Cortex-M3 core and are handled within the Cortex-M3 platform.

- CoreSight™ ROM. The read only memory (ROM) table entries point to the debug components of the processor.
- ARM APB Peripheral. This space is defined by ARM and occupies the bottom 256 KB/128 KB of the system (SYS) region (0xE000 0000 to 0xE004 0000) depending on the device used. The space supports read/write access by the M3 core to the internal peripherals of the ARM core (NVIC, system control space (SCS), wake-up interrupt controller (WIC)) and CoreSight ROM. It is not accessible by system DMA.

#### **MEMORY ARCHITECTURE**

The internal memory of the ADuCM3027/ADuCM3029 is shown in Figure 2. It incorporates up to 256 KB of embedded flash memory for program code and nonvolatile data storage, 32 KB of data SRAM, and 32 KB of SRAM (configured as instruction space or data space).

#### **SRAM Region**

This memory space contains the application instructions and literal (constant) data that must be accessed in real-time. It supports read/write access by the ARM Cortex-M3 core and read/write DMA access by system peripherals. Byte, half-word, and word accesses are supported.

SRAM is divided into 32 KB data SRAM and 32 KB instruction SRAM. If instruction SRAM is not enabled, then the associated 32 KB can be mapped as data SRAM, resulting in 64 KB of data SRAM.

Parity bit error detection (optional) is available on all SRAM memories. Two parity bits are associated with each 32-bit word.

When the cache controller is enabled, 4 KB of the instruction SRAM is reserved as cache memory.

Users can select the SRAM configuration modes depending on the instruction SRAM and cache needed.

In hibernate mode, 8 KB to 32 KB of the SRAM can be retained in increments of 8 KB. 8 KB of data SRAM is always retained. Users can additionally retain

- 16 KB out of 32 KB of instruction SRAM
- 8 KB out of 32 KB of data SRAM

#### MMRs (Peripheral Control and Status)

For the address space containing MMRs, refer to Figure 2. These registers provide control and status for on-chip peripherals of the ADuCM3027/ADuCM3029. For more information about the MMRs, refer to the ADuCM302x Ultra Low Power ARM Cortex-M3 MCU with Integrated Power Management Hardware Reference.

#### Flash Memory

The ADuCM3027/ADuCM3029 MCUs include 128 KB to 256 KB of embedded flash memory, which is accessed using a flash controller. For memory available on each product, see Table 1. The flash controller is coupled with a cache controller. A prefetch mechanism is implemented in the flash controller to optimize code performance.

Flash writes are supported by a key hole mechanism via advanced peripheral bus (APB) writes to MMRs. The flash controller provides support for DMA-based key hole writes.

With respect to flash integrity, the devices support the following:

- A fixed user key required for running protected commands, including mass erase and page erase.
- An optional and user definable user failure analysis key (FAA key). Analog Devices personnel need this key while performing failure analysis.
- An optional and user definable write protection for user accessible memory.
- An optional 8-bit ECC. It is enabled by default. It is recommended not to disable ECC.




Figure 2. ADuCM3027/ADuCM3029 Memory Map

#### **Cache Controller**

The ADuCM3027/ADuCM3029 MCUs have an optional 4 KB instruction cache. In certain applications, enabling the cache and executing the code can result in lower power consumption than operating directly from flash. When the cache controller is enabled, 4 KB of instruction SRAM is reserved as cache memory. In hibernate mode, the cache memory is not retained.

#### **SYSTEM AND INTEGRATION FEATURES**

The ADuCM3027/ADuCM3029 MCUs provide several features that ease system integration.

#### Reset

There are four types of resets: external, power-on, watchdog timeout, and software system reset. The software system reset is provided as part of the Cortex-M3 core.

The SYS\_HWRST pin is toggled to perform a hardware reset.

#### **Booting**

The ADuCM3027/ADuCM3029 MCUs support two boot modes: booting from internal flash and upgrading software through UART download. If the SYS\_BMODE0 pin (GPIO17) is pulled low during power-up or a hard reset, the MCU enters into serial download mode.

In this mode, an on-chip loader routine initiates in the kernel, which configures the UART port and communicates with the host to manage the firmware upgrade via a specific serial download protocol.

Table 2. Boot Modes

<b>Boot Mode</b>	Description
0	UART download mode.
1	Flash boot. Boot from integrated flash memory.

#### **Power Management**

The ADuCM3027/ADuCM3029 MCUs have an integrated power management system that optimizes performance and extends battery life of the devices.

The power management system consists of the following:

- Integrated 1.2 V low dropout regulator (LDO) and optional capacitive buck regulator
- Integrated power switches for low standby current in hibernate and shutdown modes

Additional power management features include the following:

- · Customized clock gating for active and Flexi modes
- Power gating to reduce leakage in hibernate and shutdown modes
- · Flexible sleep modes
- Shutdown mode with no retention
- · Optional high efficiency buck converter to reduce power
- Integrated low power oscillators

#### **Power Modes**


The PMU provides control of the ADuCM3027/ADuCM3029 power modes and allows the ARM Cortex-M3 to control the clocks and power gating to reduce the power consumption.

Several power modes are available. Each mode provides an additional low power benefit with a corresponding reduction in functionality.

- Active mode. All peripherals can be enabled. Active power is managed by optimized clock management. See Table 4 for details on active mode power.
- Flexi mode. The ARM Cortex-M3 core is clock gated, but the remainder of the system is active. No instructions can be executed in this mode, but DMA transfers can continue between peripherals and memory as well as memory to memory. See Table 5 for details on Flexi mode power.
- Hibernate mode. This mode provides state retention, configurable SRAM and port pin retention, a limited number of wake-up interrupts (XINT0\_WAKEn and UART0\_RX), and, optionally, two RTCs—RTC0 and RTC1 (FLEX\_RTC).
- Shutdown mode. This mode is the deepest sleep mode, in which all the digital and analog circuits are powered down with an option to wake from four possible wake-up sources: three external interrupts and RTC0. The RTC0 can be optionally enabled in this mode and the device can be periodically woken up by the RTC0 interrupt. See Table 6 for deep sleep (hibernate and shutdown) mode specifications.

The following features are available for power management and control:

- A voltage range of 1.74 V to 3.6 V, using a single supply (such as the CR2032 coin cell battery).
- GPIOs are driven directly from the battery. The pin state is retained in hibernate and shutdown modes. The GPIO configuration is only retained in hibernate mode.
- Wake-up from external interrupt (via GPIOs), UART0\_RX interrupt, and RTCs for hibernate mode.
- Wake-up from external interrupt (via GPIOs) and RTC0 for shutdown mode.
- Optional high power buck converter for 1.2 V full on support; for MCU usage only. See Figure 3 for the suggested external circuitry.



Note: For designs in which the optional buck is not used, the following pins must be left unconnected—VDCDC\_CAP1P, VDCDC\_CAP1N, VDCDC\_OUT, VDCDC\_CAP2P, and VDCDC\_CAP2N.

Figure 3. Buck Enabled Design

#### **Security Features**

The ADuCM3027/ADuCM3029 MCUs provide a combination of hardware and software protection mechanisms that lock out access to the devices in secure mode, but grant access in open mode. These mechanisms include password protected slave boot mode (UART), as well as password protected serial wire debug (SWD) interfaces.

Mechanisms are provided to protect the device contents (flash, SRAM, CPU registers, and peripheral registers) from being read through an external interface by an unauthorized user. This is referred to as read protection.

It is possible to protect the device from being reprogrammed in circuit with unauthorized code. This is referred to as in circuit write protection.



#### CAUTION

This product includes security features that can be used to protect embedded nonvolatile memory contents and prevent execution of unauthorized code. When security is enabled on this device (either by the ordering party or the subsequent receiving parties), the ability of Analog Devices to conduct failure analysis on returned devices is limited. Contact Analog Devices for details on the failure analysis limitations for this device.

The devices can be configured with no protection, read protection, or read and in circuit write protection. It is not necessary to provide in circuit write protection without read protection.

The main features of the ADC subsystem include the following:

- 12-bit resolution.
- Programmable ADC update rate from 10 KSPS to 1.8 MSPS.
- Integrated input multiplexer that supports up to eight channels.
- Temperature sensing support.
- · Battery monitoring support.
- Software selectable on-chip reference voltage generation—1.25 V and 2.5 V.
- · Software selectable internal or external reference.
- Autocycle mode—ability to automatically select a sequence of input channels for conversion.
- Averaging function—converted data on single or multiple channels can be averaged up to 256 samples.
- Alert function—internal digital comparator for ADC0\_VIN0, ADC0\_VIN1, ADC0\_VIN2, and ADC0\_VIN3 channels. An interrupt is generated if the digital comparator detects an ADC result above or below a user defined threshold.
- Dedicated DMA channel support.
- Each channel, including temperature sensor and battery monitoring, has a data register for conversion result.

#### Clocking

The ADuCM3027/ADuCM3029 MCUs have the following clocking options:

- 26 MHz
  - Internal oscillator—HFOSC (26 MHz)
  - External crystal oscillator—HFXTAL (26 MHz or 16 MHz)
  - GPIO clock in—SYS\_CLKIN
- 32 kHz
  - Internal oscillator—LFOSC
  - External crystal oscillator—LFXTAL

The clock options have software configurability with the following exceptions:

- HFOSC cannot be disabled when using an internal buck regulator.
- LFOSC cannot be disabled even if using LFXTAL.

#### Real-Time Clock (RTC)

The ADuCM3027/ADuCM3029 MCUs have two real-time clock blocks—RTC0 and RTC1 (FLEX\_RTC). The clock blocks share a low power crystal oscillation circuit that operates in conjunction with a 32,768 Hz external crystal.

The RTC has an alarm that interrupts the core when the programmed alarm value matches the RTC count. The software enables and configures the RTC.

The RTC also has a digital trim capability to allow a positive or negative adjustment to the RTC count at fixed intervals.

The FLEX\_RTC supports SensorStrobe mechanism. Using this mechanism, the ADuCM3027/ADuCM3029 MCUs can be used as a programmable clock generator in some power modes, including hibernate mode. In this way, the external sensors can have their timing domains mastered by the ADuCM3027/ADuCM3029 MCUs, as SensorStrobe can output a programmable divider from the FLEX\_RTC, which can operate up to a resolution of 30.7 µs. The sensors and MCU are in sync, which removes the need for additional resampling of data to time align it.

In the absence of this mechanism,

 The external sensor uses an RC oscillator (~±30% typical variation). The MCU must sample the data and resample it on the time domain of the MCU before using it.

Oı

 The MCU remains in a higher power state and drives each data conversion on the sensor side.

This mechanism allows the ADuCM3027/ADuCM3029 MCUs to be in a lower power state for a long duration and avoids unnecessary data processing which extends the battery life of the end product.

The key differences between RTC0 and RTC1 (FLEX\_RTC) are shown in Table 3.

Table 3. RTC Features

Features	RTC0	RTC1 (FLEX_RTC)
Resolution of Time Base (Prescaling)	Counts time at 1 Hz in units of seconds. Operationally, always prescales to 1 Hz (for example, divide by 32,768) and always counts real time in units of seconds.	Can prescale the clock by any power of two from 0 to 15. It can count time in units of any of these 16 possible prescale settings. For example, the clock can be prescaled by 1, 2, 4, 8,, 16384, or 32768.
Source Clock	LFXTAL.	Depending on the low frequency multiplexer (LFMUX) configuration, the RTC is clocked by the LFXTAL or the LFOSC.
Wake-Up Timer	Wake-up time is specified in units of seconds.	Supports alarm times down to a resolution of 30.7 µs, that is, where the time is specified down to a specific 32 kHz clock cycle.
Number of Alarms	One alarm only. Uses an absolute, nonrepeating alarm time, specified in units of 1 sec.	Two alarms. One absolute alarm time and one periodic alarm, repeating every 60 prescaled time units.
SensorStrobe Mechanism	Not available.	SensorStrobe is an alarm mechanism in the RTC that causes an output pulse to be sent via GPIOs to an external device to instruct the device to take a measurement or perform some action at a specific time. SensorStrobe events are scheduled at a specific target time relative to the real-time count of the RTC. SensorStrobe can be enabled in active, Flexi, and hibernate modes.
Input Capture	Not available.	Input capture takes a snapshot of the RTC when an external device signals an event via a transition on one of the GPIO inputs to the ADuCM3027/ ADuCM3029.  Typically, an input-capture event is triggered by an autonomous measurement or action on such a device, which then signals to the ADuCM3027/ ADuCM3029 that the RTC must take a snapshot of time corresponding to the event. Taking the snapshot can wake up the ADuCM3027/ ADuCM3029 and cause an interrupt to the CPU. The CPU can subsequently obtain information from the RTC on the exact 32 kHz cycle on which the input capture event occurred.

#### **Beeper Driver**

The ADuCM3027/ADuCM3029 MCUs have an integrated audio driver for a beeper.

The beeper driver module in the ADuCM3027/ADuCM3029 MCUs generate a differential square wave of programmable frequency. It drives an external piezoelectric sound component with two terminals that connect to the differential square wave output.

The beeper driver consists of a module that can deliver frequencies ranging from 8 kHz to  $\sim$ 0.25 kHz. It operates on a fixed independent 32 kHz clock source that is unaffected by changes in system clocks.

It allows programmable tone durations from 4 ms to 1.02 sec in 4 ms increments. Pulse (single-tone) and sequence (multitone) modes provide versatile playback options.

In sequence mode, the beeper can be programmed to play any number of tone pairs from 1 to 254 (2 to 508 tones) or be programmed to play forever (until stopped by the user). Interrupts are available to indicate the start or end of any beep, the end of a sequence, or when the sequence is nearing completion.

#### **Debug Capability**

The ADuCM3027/ADuCM3029 MCUs support SWD.

#### **ON-CHIP PERIPHERAL FEATURES**

The ADuCM3027/ADuCM3029 MCUs have a rich set of peripherals connected to the core via several concurrent high bandwidth buses, providing flexibility in system configuration as well as excellent overall system performance (see Figure 1).

The ADuCM3027/ADuCM3029 MCUs contain high speed serial ports, an interrupt controller for flexible management of interrupts from the on-chip peripherals or external sources, and power management control functions to tailor the performance and power characteristics of the MCU and system to many application scenarios.

#### Serial Ports (SPORT)

The ADuCM3027/ADuCM3029 MCUs provide two single direction half SPORTs or one bidirectional full SPORT. The synchronous serial ports provide an inexpensive interface to a wide variety of digital and mixed-signal peripheral devices such as Analog Devices audio codecs, ADCs, and DACs. The serial ports contain two data lines, a clock, and a frame sync. The data lines can be programmed to either transmit or receive, and each data line has a dedicated DMA channel.

Serial port data can be automatically transferred to and from on-chip memory or external memory via dedicated DMA channels. The frame sync and clock can be shared. Some of the ADCs and DACs require two control signals for their conversion process. To interface with such devices, the SPT0\_ACNV and SPT0\_BCNV signals are provided. To use these signals, enable the timer enable mode. In this mode, a PWM timer inside the module generates the programmable SPT0\_ACNV and SPT0\_BCNV signals.

Serial ports operate in two modes:

- Standard digital signal processor (DSP) serial mode
- Timer enable mode

#### Serial Peripheral Interface (SPI) Ports

The ADuCM3027/ADuCM3029 MCUs provide three SPIs. SPI is an industry standard, full-duplex, synchronous serial interface that allows eight bits of data to be synchronously transmitted and simultaneously received. Each SPI incorporates two DMA channels that interface with the DMA controller. One DMA channel transmits and the other receives. The SPI on the MCU eases interfacing to external serial flash devices.

The SPI features include the following:

- Serial clock phase mode and serial clock polarity mode
- · Loopback mode
- · Continuous and repeated transfer mode
- Wired OR output mode
- Read command mode for half-duplex operation (transmit followed by receive)
- · Flow control support in read command mode
- Support for 3-pin SPI in read command mode
- Multiple  $\overline{\text{CS}}$  line support
- $\overline{\text{CS}}$  software override support

#### **UART Port**

The ADuCM3027/ADuCM3029 MCUs provide a full-duplex UART port, which is fully compatible with PC standard UARTs. The UART port provides a simplified UART interface to other peripherals or hosts, supporting full-duplex, DMA, and asynchronous transfers of serial data. The UART port includes support for five to eight data bits, and none, even, or odd parity. A frame is terminated by one, one and a half, or two stop bits.

#### ľC

The ADuCM3027/ADuCM3029 MCUs provide an I<sup>2</sup>C bus peripheral that has two pins for data transfer. SCL is a serial clock pin and SDA is a serial data pin. The pins are configured in a wired AND format that allows arbitration in a multimaster system. A master device can be configured to generate the serial clock. The frequency is programmed by the user in the serial clock divisor register. The master channel can operate in fast mode (400 kHz) or standard mode (100 kHz).

#### **DEVELOPMENT SUPPORT**

Development support for the ADuCM3027/ADuCM3029 MCUs includes documentation, evaluation hardware, and development software tools.

#### **Documentation**

The ADuCM302x Ultra Low Power ARM Cortex-M3 MCU with Integrated Power Management Hardware Reference details the functionality of each block on the ADuCM3027/ ADuCM3029 MCUs. It includes power management, clocking, memories, and peripherals.

#### **Power Supply Current**

Table 4, Table 5, and Table 6 describe power supply current for V<sub>BAT</sub>.

Table 4. Active Mode—Current Consumption When  $V_{BAT} = 3.0 \text{ V}$ 

Conditions	Buck	Typ <sup>1</sup>	Max <sup>2</sup>	Unit
Code <sup>3</sup> executing from flash, cache enabled, peripheral clocks off, HCLK = 6.5 MHz	Enabled	0.40		mA
Code <sup>3</sup> executing from flash, cache enabled, peripheral clocks off, HCLK = 26 MHz	Enabled	0.98	1.29	mA
	Disabled	1.75	2.38	mA
Code <sup>3</sup> executing from flash, cache disabled, peripheral clocks off, HCLK = 26 MHz	Enabled	1.28	1.64	mA
	Disabled	2.34	3.0	mA
Code <sup>3</sup> executing from SRAM, peripheral clocks off, HCLK = 26 MHz	Enabled	0.95	1.36	mA
	Disabled	1.78	2.48	mA
Code $^3$ executing from flash, cache enabled, peripheral clocks on, HCLK = 26 MHz, PCLK = 26 MHz	Enabled	1.08	1.43	mA
	Disabled	1.99	2.67	mA
Code <sup>3</sup> executing from flash, cache disabled, peripheral clocks on, HCLK = 26 MHz, PCLK = 26 MHz	Enabled	1.37	1.78	mA
	Disabled	2.55	3.29	mA
Code <sup>3</sup> executing from SRAM, peripheral clocks on, HCLK = 26 MHz, PCLK = 26 MHz	Enabled	1.08	1.49	mA
	Disabled	2.03	2.74	mA

 $<sup>^{1}</sup>$  T<sub>J</sub> = 25°C.  $^{2}$  T<sub>J</sub> = 85°C.

Table 5. Flexi<sup>TM</sup> Mode—Current Consumption When  $V_{BAT} = 3.0 \text{ V}$ 

Conditions	Buck	Typ <sup>1</sup>	Max <sup>2</sup>	Unit
Peripheral clocks off	Enabled	0.3	0.67	mA
	Disabled	0.52	1.11	mA
Peripheral clocks on, PCLK = 26 MHz	Enabled	0.39	0.80	mA
	Disabled	0.7	1.38	mA

 $<sup>^{1}</sup>$  T<sub>J</sub> = 25°C.  $^{2}$  T<sub>J</sub> = 85°C.

Table 6. Deep Sleep Modes<sup>1</sup>—Current Consumption When  $V_{BAT} = 3.0 \text{ V}$ 

		-40°C	+25°C	+85°C	+85°C	
Mode	Conditions	Тур	Тур	Тур	Max	Unit
Hibernate	RTC1 and RTC0 disabled, 8 KB SRAM retained, LFXTAL off	0.66	0.75	2.0	6.05	μΑ
	RTC1 and RTC0 disabled, 16 KB SRAM retained, LFXTAL off	0.67	0.77	2.4	6.4	μΑ
	RTC1 and RTC0 disabled, 24 KB SRAM retained, LFXTAL off	0.68	0.79	2.6	6.75	μΑ
	RTC1 and RTC0 disabled, 32 KB SRAM retained, LFXTAL off	0.69	0.81	3.0	7.1	μΑ
	RTC1 enabled, 8 KB SRAM retained, LFOSC as source for RTC1	0.69	0.78	2.05	6.1	μΑ
	RTC1 enabled, 8 KB SRAM retained, LFXTAL as source for RTC1	0.74	0.83	2.1	6.15	μΑ
	RTC1 and RTC0 enabled, 8 KB SRAM retained, LFXTAL as source for RTC1 and RTC0	0.83	0.93	2.25	6.3	μΑ
Shutdown	RTC0 enabled, LFXTAL as source for RTC0	290	310	490	1180	nA
	RTC0 disabled	40	56	260	950	nA

 $<sup>^{\</sup>rm 1}\,{\rm Buck}$  enable/disable selection does not affect power consumption.

<sup>&</sup>lt;sup>3</sup> The code being executed is a prime number generation in a continuous loop, with HFOSC as the system clock source.

#### **SYSTEM CLOCKS/TIMERS**

Table 7 and Table 8 show the system clock specifications for the ADuCM3027/ADuCM3029 MCUs.

#### **Platform External Crystal Oscillator**

Table 7. Platform External Crystal Oscillator Specifications

Parameter	Min	Тур	Max	Unit	Conditions
LOW FREQUENCY EXTERNAL CRYSTAL OSCILLATOR (LFXTAL)					
$C_{EXT1} = C_{EXT2}$	6		10	pF	External capacitor, $C_{EXT1} = C_{EXT2}$ (symmetrical load), for $C_L \le 5$ pF (maximum) and ESR = $30  \mathrm{k}\Omega$ (maximum). $C_{EXT1}$ , $C_{EXT2}$ must be selected considering the printed circuit board (PCB) trace capacitance due to routing.
Frequency		32,768	}	Hz	
HIGH FREQUENCY EXTERNAL CRYSTAL OSCILLATOR (HFXTAL)					
$C_{EXT1} = C_{EXT2}$			20	pF	External capacitor, $C_{EXT1} = C_{EXT2}$ (symmetrical load), for $C_L = 10 \text{ pF}$ (maximum) and ESR = $50 \Omega$ (maximum). $C_{EXT1}$ , $C_{EXT2}$ must be selected considering the PCB trace capacitance due to routing.
Frequency		26		MHz	

#### **On-Chip RC Oscillator**

**Table 8. On-Chip RC Oscillator Specifications** 

Parameter	Min	Тур	Max	Unit	Conditions
HIGH FREQUENCY RC OSCILLATOR (HFOSC)					
Frequency	25.09	26	26.728	MHz	
LOW FREQUENCY RC OSCILLATOR (LFOSC)					
Frequency	30,800	32,768	34,407	Hz	

#### TIMING SPECIFICATIONS

Specifications are subject to change without notice.

#### **Reset Timing**

Table 13 and Figure 5 describe reset timing.

Table 13. Reset Timing

Parameter		Min	Max	Unit
TIMING REQUIRE	EMENTS			
t <sub>WRST</sub>	SYS_HWRST Asserted Pulse Width Low <sup>1</sup>	4		μs

<sup>&</sup>lt;sup>1</sup> Applies after power-up sequence is complete.




Figure 5. Reset Timing

#### System Clock and PLL

Table 14 describes system clock and phase-locked loop (PLL) specifications.

Table 14. System Clock and PLL

Parameter		Min	Max	Unit
TIMING REQUIREMENTS				
$t_{CK}$	PLL Input CLKIN Period <sup>1</sup>	38.5	62.5	ns
$f_{\text{PLL}}$	PLL Output Frequency <sup>2, 3</sup>	16	60	MHz
t <sub>PCLK</sub>	System Peripheral Clock Period	38.5	154	ns
t <sub>HCLK</sub>	Advanced High Performance Bus (AHB) Subsystem Clock Period	38.5	154	ns

<sup>&</sup>lt;sup>1</sup> The input to the PLL can come either from the high frequency external crystal or from the high frequency internal RC oscillator. Refer to the ADuCM302x Ultra Low Power ARM Cortex-M3 MCU with Integrated Power Management Hardware Reference.

<sup>&</sup>lt;sup>2</sup> For the minimum value, the recommended settings are PLL\_MSEL = 13, PLL\_NSEL = 16, and PLL\_DIV2 = 1 for PLL input clock = 26 MHz; and PLL\_MSEL = 13, PLL\_NSEL = 26, and PLL\_DIV2 = 1 for PLL input clock = 16 MHz.

<sup>&</sup>lt;sup>3</sup> For the maximum value, the recommended settings are PLL\_MSEL = 13, PLL\_NSEL = 30, and PLL\_DIV2 = 0 for PLL input clock = 26 MHz; and PLL\_MSEL = 8, PLL\_NSEL = 30, and PLL\_DIV2 = 0 for PLL input clock= 16 MHz.

#### **Serial Ports**

To determine whether communication is possible between two devices at a particular clock speed, confirm the following specifications:

- Frame sync delay and frame sync setup and hold
- · Data delay and data setup and hold
- Serial clock (SPT\_CLK) width

In Figure 6, use the rising edge or the falling edge of SPT\_CLK (external or internal) as the active sampling edge.

When externally generated, the SPORT clock is called  $f_{SPTCLKEXT}$ .

$$t_{SPTCLKEXT} = \frac{1}{f_{SPTCLKEXT}}$$

When internally generated, the programmed SPORT clock (f<sub>SPTCLKPROG</sub>) frequency is set by the following equation:

$$f_{SPTCLKPROG} = \frac{f_{PCLK}}{2 \times (CLKDIV + 1)}$$

where CLKDIV is a field in the SPORT\_DIV register that can be set from 0 to 65535.

Table 15. Serial Ports—External Clock

Parameter		Min	Max	Unit
TIMING REC	TIMING REQUIREMENTS			
$t_{\text{SFSE}}$	$FrameSyncSetupBeforeSPT\_CLK(ExternallyGeneratedFrameSyncinTransmitorReceiveMode)^{1}$	5		ns
$t_{HFSE}$	Frame Sync Hold After SPT_CLK (Externally Generated Frame Sync in Transmit or Receive Mode) <sup>1</sup>	5		ns
$t_{\text{SDRE}}$	Receive Data Setup Before Receive SPT_CLK <sup>1</sup>	5		ns
t <sub>HDRE</sub>	Receive Data Hold After SPT_CLK <sup>1</sup>	8		ns
$t_{\text{SCLKW}}$	SPT_CLK Width <sup>2</sup>	38.5		ns
$t_{SPTCLK}$	SPT_CLK Period <sup>2</sup>	77		ns
SWITCHING	CHARACTERISTICS			
$t_{DFSE}$	Frame Sync Delay After SPT_CLK (Internally Generated Frame Sync in Transmit or Receive Mode) <sup>3</sup>	3	20	ns
t <sub>HOFSE</sub>	Frame Sync Hold After SPT_CLK (Internally Generated Frame Sync in Transmit or Receive Mode) <sup>3</sup>	2		ns
t <sub>DDTE</sub>	Transmit Data Delay After Transmit SPT_CLK <sup>3</sup>		20	ns
t <sub>HDTE</sub>	Transmit Data Hold After Transmit SPT_CLK <sup>3</sup>	1		ns

<sup>&</sup>lt;sup>1</sup>This specification is referenced to the sample edge.

<sup>&</sup>lt;sup>2</sup> This specification indicates the minimum instantaneous width or period that can be tolerated due to duty cycle variation or jitter on the external SPT\_CLK.

<sup>&</sup>lt;sup>3</sup> This specification is referenced to the drive edge.

Table 17. Serial Ports—Enable and Three-State

Parameter			Max	Unit
SWITCHING CHARACTERISTICS				
t <sub>DDTIN</sub>	Data Enable From Internal Transmit SPT_CLK <sup>1</sup>	5		ns
t <sub>DDTTI</sub>	Data Disable From Internal Transmit SPT_CLK <sup>1</sup>		160	ns

 $<sup>^{\</sup>rm 1}{\rm This}$  specification is referenced to the drive edge.




Figure 7. Serial Ports—Enable and Three-State

#### **SPI Timing**

Table 18, Figure 8, and Figure 9 (for master mode) and Table 19, Figure 10, and Figure 11 (for slave mode) describe SPI timing specifications. High speed SPI (SPIH) can be used for high data rate peripherals.

Table 18. SPI Master Mode Timing<sup>1</sup>

Parameter		Min	Max	Unit
TIMING REQUIREMENTS				
t <sub>CS</sub>	CS to SCLK Edge	$0.5 \times t_{PCLK} - 3$		ns
t <sub>SL</sub>	SCLK Low Pulse Width	$t_{PCLK} - 3.5$		ns
SH	SCLK High Pulse Width	$t_{PCLK} - 3.5$		ns
DSU	Data Input Setup Time Before SCLK Edge	5		ns
DHD	Data Input Hold Time After SCLK Edge	20		ns
WITCHING CH	HARACTERISTICS			
DAV	Data Output Valid After SCLK Edge		25	ns
DOSU	Data Output Setup Before SCLK Edge	t <sub>PCLK</sub> – 2.2		ns
SFS	CS High After SCLK Edge	$t_{PCLK} - 2.2$ $0.5 \times t_{PCLK} - 3$		ns

<sup>&</sup>lt;sup>1</sup> This specification is characterized with respect to double drive strength.




Figure 8. SPI Master Mode Timing (Phase Mode = 1)




Figure 10. SPI Slave Mode Timing (Phase Mode = 1)




Figure 11. SPI Slave Mode Timing (Phase Mode = 0)


#### **MCU TEST CONDITIONS**

The ac signal specifications (timing parameters) that appear in this data sheet include output disable time, output enable time, and others. Timing is measured on signals when they cross the  $V_{\text{MEAS}}$  level as described in Figure 14. All delays (in ns or  $\mu s$ ) are measured between the point that the first signal reaches  $V_{\text{MEAS}}$  and the point that the second signal reaches  $V_{\text{MEAS}}$ . The value of  $V_{\text{MEAS}}$  is set to  $V_{\text{BAT}}/2$ .



Figure 14. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)





#### NOTES:

THE WORST CASE TRANSMISSION LINE DELAY IS SHOWN AND CAN BE USED FOR THE OUTPUT TIMING ANALYSIS TO REFELECT THE TRANSMISSION LINE EFFECT AND MUST BE CONSIDERED. THE TRANSMISSION LINE (TD) IS FOR LOAD ONLY AND DOES NOT AFFECT THE DATA SHEET TIMING SPECIFICATIONS.

ANALOG DEVICES RECOMMENDS USING THE IBIS MODEL TIMING FOR A GIVEN SYSTEM REQUIREMENT. IF NECESSARY, A SYSTEM MAY INCORPORATE EXTERNAL DRIVERS TO COMPENSATE FOR ANY TIMING DIFFERENCES.

Figure 15. Equivalent Device Loading for AC Measurements (Includes All Fixtures)

#### **DRIVER TYPES**

Table 22 shows driver types.


**Table 22. Driver Types** 


Driver Type <sup>1, 2, 3</sup>	Associated Pins
Type A	P0_00, P0_01, P0_02, P0_03, P0_07, P0_10,
	P0_11, P0_12, P0_13, P0_15, P1_00, P1_01,
	P1_02, P1_03, P1_04, P1_05, P1_06, P1_07,
	P1_08, P1_09, P1_10, P1_15, P2_00, P2_01,
	P2_04, P2_05, P2_06, P2_07, P2_08, P2_09,
	P2_10, P2_11, <u>SYS_HWRST</u>
Type B	P0_08, P0_09, P0_14, P1_11, P1_12, P1_13,
	P1_14, P2_02
Type C	P0_04, P0_05
Type D	P0_06

<sup>&</sup>lt;sup>1</sup> In single drive mode, the maximum source/sink capacity is 2 mA.

<sup>&</sup>lt;sup>2</sup> In double drive mode, the maximum source/sink capacity is 4 mA.

<sup>&</sup>lt;sup>3</sup> At maximum drive capacity, only 16 GPIOs are allowed to switch at any given point of time.








Figure 21. Output Single Drive Strength Characteristics (VBAT = 3.6 V)

#### **ENVIRONMENTAL CONDITIONS**

Table 23. Thermal Characteristics (64-Lead LFCSP)

Parameter	Тур	Unit
$\theta_{JA}$	28.2	°C/W
$\theta_{\sf JC}$	5.4	°C/W

Values of  $\theta_{JA}$  are provided for package comparison and PCB design considerations.  $\theta_{JA}$  can be used for a first-order approximation of  $T_J$  by the equation:

$$T_J = T_A + (\theta_{JA} \times P_D)$$

where:

 $T_A$  is ambient temperature (°C).

 $T_J$  is junction temperature (°C).

 $P_D$  is power dissipation (To calculate  $P_D$ , see the Power Supply Current section).

Values of  $\theta_{JC}$  are provided for package comparison and PCB design considerations when an external heat sink is required.

Figure 23 shows an overview of signal placement on the 54-Ball WLCSP.




Figure 23. 54-Ball WLCSP Configuration

Table 26 lists the 54-Ball WLCSP package by ball number for the ADuCM3027/ADuCM3029 MCUs.

Table 26. Pin Function Descriptions, 54-Ball WLCSP

Ball No.	GPIO	Pin Label	Description	GPIO Pull
A01		VBAT_ANA1	Analog 3 V Supply.	
A03		SYS_HFXTAL_OUT	26 MHz High Frequency Crystal.	
A05		SYS_LFXTAL_IN	32 kHz Low Frequency Crystal.	
A07		VDCDC_CAP1P	Buck Fly Capacitor.	
A09		VDCDC_CAP2N	Buck Fly Capacitor.	
A11		VLDO_OUT	LDO Output Capacitor	
A13		VBAT_ADC	Analog 3 V Supply for ADC.	
B01	P0_00	SPI0_CLK/SPT0_BCLK/GPIO00		PU
B03		SYS_HFXTAL_IN	26 MHz High Frequency Crystal.	
B05		SYS_LFXTAL_OUT	32 kHz Low Frequency Crystal.	
B07		VDCDC_CAP1N	Buck Fly Capacitor.	
B09		VDCDC_CAP2P	Buck Fly Capacitor.	
B11		VREF_ADC	Analog Reference Voltage for ADC.	
B13	P2_03	ADC0_VIN0/GPIO35		PU
C01	P0_03	SPI0_CS0/SPT0_BCNV/SPI2_RDY/GPIO03		PU
C03	P0_01	SPI0_MOSI/SPT0_BFS/GPIO01		PU
C05	P0_02	SPI0_MISO/SPT0_BD0/GPIO02		PU
C07		VBAT_ANA2	Analog 3 V Supply.	
C09		VDCDC_OUT	Buck Output Capacitor.	
C11		GND_VREFADC	Reference Ground for ADC.	
C13	P2_05	ADC0_VIN2/GPIO37		PU
D01	P0_10	UARTO_TX/GPIO10		PU
D03	P1_10	SPI0_CS1/SYS_CLKIN/SPI1_CS3/GPIO26		PU
D05	P0_11	UARTO_RX/GPIO11		PU
D07		GND_ANA	Analog Ground.	
D09	P2_04	ADC0_VIN1/GPIO36		PU
D11	P2_06	ADC0_VIN3/GPIO38		PU
D13	P0_05	I2C0_SDA/GPIO05		PU
E01	P1_03	SPI2_MOSI/GPIO19		PU
E03	P1_02	SPI2_CLK/GPIO18		PU
E05		GND_DIG	Digital Ground.	
E07		SYS_HWRST	System Hardware Reset.	
E09	P0_04	I2C0_SCL/GPIO04		PU
E11	P0_07	GPIO07/SWD0_DATA		PU
E13	P0_06	GPIO06/SWD0_CLK		PD
F02	P2_01	XINT0_WAKE3/TMR2_OUT/GPIO33		PU
F04	P1_05	SPI2_CS0/GPIO21		PU
F06	P1_04	SPI2_MISO/GPIO20		PU
F08	P1_09	SPI1_CS0/GPIO25		PU
F10	P1_08	SPI1_MISO/GPIO24		PU
F12	P1_07	SPI1_MOSI/GPIO23		PU
G01		VBAT_DIG2	Digital 3 V Supply.	
G03	P0_15	XINT0_WAKE0/GPIO15		PU

#### **ORDERING GUIDE**

Model <sup>1</sup>	Description	Temperature <sup>2, 3</sup>	Package Description	Package Option
ADUCM3027BCBZ-RL	ULP ARM Cortex-M3 with 128 KB Embedded Flash	-40°C to +85°C	54-Ball WLCSP, 13" Reel	CB-54-1
ADUCM3027BCBZ-R7	ULP ARM Cortex-M3 with 128 KB Embedded Flash	-40°C to +85°C	54-Ball WLCSP, 7" Reel	CB-54-1
ADUCM3027BCPZ	ULP ARM Cortex-M3 with 128 KB Embedded Flash	-40°C to +85°C	64-Lead LFCSP	CP-64-16
ADUCM3027BCPZ-RL	ULP ARM Cortex-M3 with 128 KB Embedded Flash	-40°C to +85°C	64-Lead LFCSP, 13" Reel	CP-64-16
ADUCM3027BCPZ-R7	ULP ARM Cortex-M3 with 128 KB Embedded Flash	-40°C to +85°C	64-Lead LFCSP, 7" Reel	CP-64-16
ADUCM3029BCBZ-RL	ULP ARM Cortex-M3 with 256 KB Embedded Flash	-40°C to +85°C	54-Ball WLCSP, 13" Reel	CB-54-1
ADUCM3029BCBZ-R7	ULP ARM Cortex-M3 with 256 KB Embedded Flash	-40°C to +85°C	54-Ball WLCSP, 7" Reel	CB-54-1
ADUCM3029BCPZ	ULP ARM Cortex-M3 with 256 KB Embedded Flash	-40°C to +85°C	64-Lead LFCSP	CP-64-16
ADUCM3029BCPZ-RL	ULP ARM Cortex-M3 with 256 KB Embedded Flash	-40°C to +85°C	64-Lead LFCSP, 13" Reel	CP-64-16
ADUCM3029BCPZ-R7	ULP ARM Cortex-M3 with 256 KB Embedded Flash	-40°C to +85°C	64-Lead LFCSP, 7" Reel	CP-64-16
ADZS-UCM3029EZLITE	ADuCM3029 Evaluation Kit	-40°C to +85°C	64-Lead LFCSP	CP-64-16

<sup>&</sup>lt;sup>1</sup>Z = RoHS Compliant Part.

I<sup>2</sup>C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).



<sup>&</sup>lt;sup>2</sup> Referenced temperature is ambient temperature. The ambient temperature is not a specification. See the Absolute Maximum Ratings section for T<sub>J</sub> (junction temperature) specification which is the only temperature specification.

<sup>&</sup>lt;sup>3</sup>These are preproduction devices. See ENG-Grade agreement for details.