

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Obsolete
Core Processor	ХА
Core Size	16-Bit
Speed	30MHz
Connectivity	UART/USART
Peripherals	PWM, WDT
Number of I/O	32
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/pxag49kba-00-512

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

XA-G49

GENERAL DESCRIPTION

The XA-G49 is a member of Philips' 80C51 XA (eXtended Architecture) family of high performance 16-bit single-chip microcontrollers.


The XA-G49 contains 64 kbytes of Flash program memory, and provides three general purpose timers/counters, a watchdog timer, dual UARTs, and four general purpose I/O ports with programmable output configurations.

A default serial loader program in the Boot ROM allows In-System Programming (ISP) of the Flash memory without the need for a loader in the Flash code. User programs may erase and reprogram the Flash memory at will through the use of standard routines contained in the Boot ROM (In-Application Programming).

FEATURES

- 64 kbytes of on-chip Flash program memory with In-System Programming capability
- Five Flash blocks = two 8 kbyte blocks and three 16 kbyte blocks
- Nearly identical to XA-G3, except for double the program and RAM memories


- Single supply voltage In-System Programming (ISP) of the Flash memory (V_{PP} = V_{DD}, or V_{PP} = 12 V if desired)
- Boot ROM contains low level Flash programming routines for In-Application Programming and a default serial loader using the UART
- 2048 bytes of on-chip data RAM
- Supports off-chip program and data addressing up to 1 megabyte (20 address lines)
- Three standard counter/timers with enhanced features (same as XA-G3 T0, T1, and T2). All timers have a toggle output capability
- Watchdog timer
- Two enhanced UARTs with independent baud rates
- Seven software interrupts
- Four 8-bit I/O ports, with 4 programmable output configurations for each pin
- 30 MHz operating frequency at 5 V
- Power saving operating modes: Idle and Power-Down. Wake-Up from power-down via an external interrupt is supported.
- 44-pin PLCC and 44-pin LQFP packages




BLOCK DIAGRAM

PIN CONFIGURATIONS

44-Pin PLCC Package



44-Pin LQFP Package



PIN DESCRIPTIONS

MNEMONIC PIN. NO.		NO.	TVDE							
MNEMONIC	LCC	LQFP	TYPE		NAME AND FUNCTION					
V _{SS}	1, 22	16	I	Ground: 0 V reference.						
V _{DD}	23, 44	17	I	Power Supply: This is the	ne power supply voltage for normal, idle, and power down operation.					
P0.0 – P0.7	43–36	37–30	I/O	Port 0: Port 0 is an 8-bit I/O port with a user-configurable output type. Port 0 latches have 1s vritten to them and are configured in the quasi-bidirectional mode during reset. The operation of port 0 pins as inputs and outputs depends upon the port configuration selected. Each port pin is configured independently. Refer to the section on I/O port configuration and the DC Electrical Characteristics for details.						
				When the external progra byte and address lines 4	am/data bus is used, Port 0 becomes the multiplexed low data/instruction through 11.					
P1.0 – P1.7	2–9	40–44, 1–3	I/O	written to them and are of port 1 pins as inputs and	I/O port with a user-configurable output type. Port 1 latches have 1s configured in the quasi-bidirectional mode during reset. The operation of outputs depends upon the port configuration selected. Each port pin is y. Refer to the section on I/O port configuration and the DC Electrical s.					
				Port 1 also provides special functions as described below.						
	2	40	0	conf						
	3	41	0	A1: Add	ress bit 1 of the external address bus.					
	4	42	0	A2: Add	ress bit 2 of the external address bus.					
	5	43	0	A3: Add	ress bit 3 of the external address bus.					
	6	44	1	RxD1 (P1.4): Rec	eiver input for serial port 1.					
	7	1	0	TxD1 (P1.5): Tran	nsmitter output for serial port 1.					
	8	2	I/O	T2 (P1.6): Timer/counter 2 external count input/clockout.						
	9	3	I	T2EX (P1.7): Timer/counter 2 reload/capture/direction control						
P2.0 – P2.7	24–31	18–25	Ι/Ο	written to them and are of port 2 pins as inputs and configured independently Characteristics for details When the external program data/instruction byte and a	I/O port with a user-configurable output type. Port 2 latches have 1s configured in the quasi-bidirectional mode during reset. The operation of outputs depends upon the port configuration selected. Each port pin is y. Refer to the section on I/O port configuration and the DC Electrical s. m/data bus is used in 16-bit mode, Port 2 becomes the multiplexed high address lines 12 through 19. When the external program/data bus is used in 5 address lines that appear on port 2 is user programmable.					
P3.0 – P3.7	11, 13–19	5, 7–13	I/O	written to them and are c port 3 pins as inputs and	I/O port with a user configurable output type. Port 3 latches have 1s configured in the quasi-bidirectional mode during reset. the operation of outputs depends upon the port configuration selected. Each port pin is y. Refer to the section on I/O port configuration and the DC Electrical s.					
				Port 3 also provides varie	ous special functions as described below.					
	11	5	1	RxD0 (P3.0): F	Receiver input for serial port 0.					
	13	7	0	· · ·	Fransmitter output for serial port 0.					
	14	8	1		External interrupt 0 input.					
	15	9		()	External interrupt 1 input.					
	16	10	I/O	· · ·	Fimer 0 external input, or timer 0 overflow output.					
	17	11	I/O	la la	Fimer 1 external input, or timer 1 overflow output. The value on this pin is atched as the external reset input is released and defines the default external data bus width (BUSW). 0 = 8-bit bus and 1 = 16-bit bus.					
	18	12	0	WRL (P3.6): E	External data memory low byte write strobe.					
	19	13	0		External data memory read strobe.					
RST	10	4	I		resets the microcontroller, causing I/O ports and peripherals to take on the processor to begin execution at the address contained in the reset on on Reset for details.					
ALE	33	27	I/O		A high output on the ALE pin signals external circuitry to latch the address d address/data bus. A pulse on ALE occurs only when it is needed in order					

NAME	DESCRIPTION	SFR ADDRESS	MSB		BIT FUN	CTIONS A		RESSES		LSB	RESET VALUE
P0CFGA	Port 0 configuration A	470									Note 5
P1CFGA	Port 1 configuration A	471									Note 5
P2CFGA	Port 2 configuration A	472									Note 5
P3CFGA	Port 3 configuration A	473									Note 5
P0CFGB	Port 0 configuration B	4F0									Note 5
P1CFGB	Port 1 configuration B	4F1									Note 5
P2CFGB	Port 2 configuration B	4F2									Note 5
P3CFGB	Port 3 configuration B	4F3									Note 5
			227	226	225	224	223	222	221	220	1
PCON*	Power control register	404	_	- 1	_	- 1	_	—	PD	IDL	00
			20F	20E	20D	20C	20B	20A	209	208	1
PSWH*	Program status word (high byte)	401	SM	ТМ	RS1	RS0	IM3	IM2	IM1	IMO	Note 2
			207	206	205	204	203	202	201	200	1
PSWL*	Program status word (low byte)	400	С	AC	_	—	—	V	N	Z	Note 2
			217	216	215	214	213	212	211	210	1
PSW51*	80C51 compatible PSW	402	С	AC	F0	RS1	RS0	V	F1	Р	Note 3
RTH0	Timer 0 extended reload, high byte	455									00
RTH1	Timer 1 extended reload, high byte	457									00
RTL0	Timer 0 extended reload, low byte	454									00
RTL1	Timer 1 extended reload, low byte	456	207	200	205	204	202	202	204	200	00
		100	307	306	305 SM2_0	304	303	302	301	300	
S0CON*	Serial port 0 control register	420	SM0_0	SM1_0		REN_0	TB8_0	RB8_0	TI_0	RI_0	00
S0STAT*	Serial port 0 extended status	421	30F	30E	30D	30C	30B FE0	30A BR0	309 OE0	308 STINT0	00
SOBUE				_		_	FEU	BRU	OEU	311110	
SOBOF	Serial port 0 buffer register Serial port 0 address register	460 461									x 00
SOADEN	Serial port 0 address enable register	462									00
			327	326	325	324	323	322	321	320	
S1CON*	Serial port 1 control register	424	SM0_1	SM1_1	SM2_1	REN_1	TB8_1	RB8_1	TI_1	RI_1	00
			32F	32E	32D	32C	32B	32A	329	328	
S1STAT*	Serial port 1 extended status	425	—	—		—	FE1	BR1	OE1	STINT1	00
S1BUF	Serial port 1 buffer register	464									х
S1ADDR S1ADEN	Serial port 1 address register Serial port 1 address enable register	465 466									00 00
SCR	System configuration register	440	_	_	_		PT1	PT0	СМ	PZ	00
			21F	21E	21D	21C	21B	21A	219	218	1
SSEL*	Segment selection register	403	ESWEN	R6SEG	R5SEG	R4SEG	R3SEG	R2SEG	R1SEG	R0SEG	00
SWE	Software Interrupt Enable	47A	_	SWE7	SWE6	SWE5	SWE4	SWE3	SWE2	SWE1	00

NAME	DESCRIPTION	SFR			BIT FUNCTIONS AND ADDRESSES						
NAME	DESCRIPTION	ADDRESS	MSB							LSB	VALUE
			357	356	355	354	353	352	351	350	
SWR*	Software Interrupt Request	42A	—	SWR7	SWR6	SWR5	SWR4	SWR3	SWR2	SWR1	00
			2C7	2C6	2C5	2C4	2C3	2C2	2C1	2C0	1
T2CON*	Timer 2 control register	418	TF2	EXF2	RCLK0	TCLK0	EXEN2	TR2	C/T2	CP/RL2	00
			2CF	2CE	2CD	2CC	2CB	2CA	2C9	2C8	1
T2MOD*	Timer 2 mode control	419		—	RCLK1	TCLK1	—	—	T2OE	DCEN	00
TH2	Timer 2 high byte	459									00
TL2	Timer 2 low byte	458									00
T2CAPH	Timer 2 capture register, high byte	45B									00
T2CAPL	Timer 2 capture register, low byte	45A									00
			287	286	285	284	283	282	281	280	
TCON*	Timer 0 and 1 control register	410	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00
TH0	Timer 0 high byte	451									00
TH1	Timer 1 high byte	453									00
TL0	Timer 0 low byte	450									00
TL1	Timer 1 low byte	452		-		-	-	-			00
TMOD	Timer 0 and 1 mode control	45C	GATE	C/T	M1	MO	GATE	C/T	M1	MO	00
			28F	28E	28D	28C	28B	28A	289	288]
TSTAT*	Timer 0 and 1 extended status	411	—	—	—	—	—	T1OE	—	T0OE	00
			2FF	2FE	2FD	2FC	2FB	2FA	2F9	2F8	1
WDCON*	Watchdog control register	41F	PRE2	PRE1	PRE0	—	—	WDRUN	WDTOF	—	Note 6
WDL	Watchdog timer reload	45F			-			-		•	00
WFEED1	Watchdog feed 1	45D									x
WFEED2	Watchdog feed 2	45E									x

NOTES:

SFRs are bit addressable.

1. At reset, the BCR register is loaded with the binary value 0000 0a11, where "a" is the value on the BUSW pin. This defaults the address bus size to 20 bits since the XA-G49 has only 20 address lines.

2. SFR is loaded from the reset vector.

3. All bits except F1, F0, and P are loaded from the reset vector. Those bits are all 0.

Unimplemented bits in SFRs are X (unknown) at all times. Ones should not be written to these bits since they may be used for other purposes in future XA derivatives. The reset value shown for these bits is 0.
 Port configurations default to quasi-bidirectional when the XA begins execution from internal code memory after reset, based on the

5. Port configurations default to quasi-bidirectional when the XA begins execution from internal code memory after reset, based on the condition found on the EA pin. Thus all PnCFGA registers will contain FF and PnCFGB registers will contain 00. When the XA begins execution using external code memory, the default configuration for pins that are associated with the external bus will be push-pull. The PnCFGA and PnCFGB register contents will reflect this difference.

6. The WDCON reset value is E6 for a Watchdog reset, E4 for all other reset causes.

7. The XA-G49 implements an 8-bit SFR bus, as stated in Chapter 8 of the XA User Guide. All SFR accesses must be 8-bit operations. Attempts to write 16 bits to an SFR will actually write only the lower 8 bits. Sixteen bit SFR reads will return undefined data in the upper byte.

 The AUXR reset value is typically 00h. If the Boot Loader is activated at reset because the Flash status byte is non-zero or because the Boot Vector has been forced (by PSEN = 0, ALE = 1, EA = 1 at reset), the AUXR reset value will be 1x00 0000b. Bit 6 will be a 1 if the on-chip V_{PP} generator is running and ready, otherwise it will be a 0.




Figure 1. XA-G49 Program Memory Map




Figure 2. XA-G49 Data Memory Map




Figure 4. In-System Programming with a Minimum of Pins

In-System Programming (ISP)

In-System Programming (ISP) is performed without removing the microcontroller from the system. The In-System Programming (ISP) facility consists of a series of internal hardware resources coupled with internal firmware to facilitate remote programming of the XA-G49 through the serial port. This firmware is provided by Philips and embedded within each XA-G49 device.

The Philips In-System Programming (ISP) facility has made in-circuit programming in an embedded application possible with a minimum of additional expense in components and circuit board area.

The ISP function uses five pins: TxD, RxD, V_{SS}, V_{DD}, and V_{PP} (see Figure 4). Only a small connector needs to be available to interface your application to an external circuit in order to use this feature. The V_{PP} supply should be adequately decoupled and V_{PP} not allowed to exceed datasheet limits.

V _{CC}	V _{PP}	OSC FREQ	I _{DD}
5.0 V	5.0 V	22 MHz	75 ma typical
5.0 V	5.0 V	30 MHz	90 ma typical

ISP increases I_{DD} by less than 1mA.

ISP software is available on the Philips web site

- 1. With your browser, open this page: www.semiconductors.com
- Enter winzip.zip into the Search box at the top of the Philips web page.
- 3. Click on Microcontrollers Software support.
- 4. Download disk1.zip and disk2.zip.
- 5. Create a directory on your hard drive named WINISP.
- 6. Unzip the two disk files into this new directory WINISP.

Using In-System Programming (ISP)

ISP mode is entered by holding PSEN low, asserting, un-asserting RESET, then releasing PSEN. When ISP mode is entered, the default loader first disables the watchdog timer to prevent a watchdog reset from occurring during programming.

The ISP feature allows for a wide range of baud rates to be used in the application, independent of the oscillator frequency. It is also

adaptable to a wide range of oscillator frequencies. This is accomplished by measuring the bit-time of a single bit in a received character. This information is then used to program the baud rate in terms of timer counts based on the oscillator frequency. The ISP feature requires that an initial character (a lowercase f) be sent to the XA-G49 to establish the baud rate. The ISP firmware provides auto-echo of received characters.

Once baud rate initialization has been performed, the ISP firmware will only accept specific Intel Hex-type records. Intel Hex records consist of ASCII characters used to represent hexadecimal values and are summarized below:

:NNAAAARRDD..DDCC<crlf>

In the Intel Hex record, the "NN" represents the number of data bytes in the record. The XA-G49 will accept up to 16 (10H) data bytes. The "AAAA" string represents the address of the first byte in the record. If there are zero bytes in the record, this field is often set to 0000. The "RR" string indicates the record type. A record type of "00" is a data record. A record type of "01" indicates the end-of-file mark. In this application, additional record types will be added to indicate either commands or data for the ISP facility. The maximum number of data bytes in a record is limited to 16 (decimal). ISP commands are summarized in Table 1.

As a record is received by the XA-G49, the information in the record is stored internally and a checksum calculation is performed. The operation indicated by the record type is not performed until the entire record has been received. Should an error occur in the checksum, the XA-G49 will send an "X" out the serial port indicating a checksum error. If the checksum calculation is found to match the checksum in the record, then the command will be executed. In most cases, successful reception of the record will be indicated by transmitting a "." character out the serial port (displaying the contents of the internal program memory is an exception).

In the case of a Data Record (record type 00), an additional check is made. A "." character will NOT be sent unless the record checksum matched the calculated checksum and all of the bytes in the record were successfully programmed. For a data record, an "X" indicates that the checksum failed to match, and an "R" character indicates that one of the bytes did not properly program.

The ISP facility was designed so that specific crystal frequencies were not required in order to generate baud rates or time the programming pulses.

Table 1. Intel-Hex Records Used by In-System Programming

RECORD TYPE	COMMAND/DATA FUNCTION
00 or 80	Data Record :nnaaa00ddddcc Where: Nn = number of bytes (hex) in record Aaaa = memory address of first byte in record dddd = data bytes cc = checksum Example: :10008000AF5F67F0602703E0322CFA92007780C3FD
01 or 81	<pre>End of File (EOF), no operation :xxxxx01cc Where: xxxxxx = required field, but value is a "don't care" cc = checksum Example: :00000001FF</pre>
83	<pre>Miscellaneous Write Functions innxxxx83ffssddcc Where: nn = number of bytes (hex) in record xxx = required field, but value is a "don't care" 83 = Write Function ff = subfunction code ss = selection code dd = data input (as needed) cc = checksum Subfunction Code = 01 (Erase Blocks) ff = 01 ss = block number in bits 7:5, Bits 4:0 = zeros block 0 : ss = 00h block 1 : ss = 20h block 1 : ss = 20h block 2 : ss = 40h block 4 : ss = 20h block 4 : ss = 0ch block 4 : ss = 0ch block 4 : ss = 0ch ff = 04 ss = don't care dd = don't care dd = don't care dd = don't care Example: :010000830478 erase boot vector and status byte Subfunction Code = 05 (Program Security Bits) ff = 05 ss = 00 program security bit 1 (inhibit writing to FLASH) 01 program security bit 2 (inhibit FLASH verify) 02 program security bit 2 Subfunction Code = 06 (Program Status Byte or Boot Vector) ff = 06 ss = 00 program status byte :02000083050175 program security bit 2 Subfunction Code = 06 (Program Status Byte or Boot Vector) ff = 06 ss = 00 program status byte 01 program boot vector NOTE: Only two bits of these Special Cells may be programmed at one time. Example: :020000830601FC78 program boot vector to FC00h </pre>

XA-G49

Preliminary data

RECORD TYPE	COMMAND/DATA FUNCTION
84	Display Device Data or Blank Check – Record type 84 causes the contents of the entire FLASH array to be sent out the serial port in a formatted display. This display consists of an address and the contents of 16 bytes starting with that address. No display of the device contents will occur if security bit 2 has been programmed. The dumping of the device data to the serial port is terminated by the reception of any character.
	General Format of Function 84 :05xxxx84sssseeeeffcc
	<pre>Where: 05 = number of bytes (hex) in record xxxx = required field, but value is a "don't care" 84 = "Display Device Data or Blank Check" function code ssss = starting address eeee = ending address ff = subfunction 0 = display data 01 = blank check cc = checksum Example:</pre>
	:0500008440004FFF00E9 display 4000-4FFF
85	Miscellaneous Read Functions General Format of Function 85 :02xxxx85ffsscc
	<pre>Where: 02 = number of bytes (hex) in record xxxx = required field, but value is a "don't care" 85 = "Miscellaneous Read" function code ffss = subfunction and selection code 0000 = read signature byte - manufacturer id (15H) 0001 = read signature byte - device id # 1 (EAH) 0002 = read signature byte - device id # 2 (XA-G49 = 54H))</pre>
	0700 = read security bits (returned value bits 3:1 = sb3,sb2,sb1) 0701 = read status byte 0702 = read boot vector cc = checksum
	Example: :02000085000178 read signature byte - device id # 1

XA-G49

XA 16-bit microcontroller family 64K Flash/2K RAM, watchdog, 2 UARTs

In-Application Programming Method

Several Application Program Interface (API) calls are available for use by an application program to permit selective erasing and programming of FLASH sectors. All calls are made through a

Table 2. API calls

common interface, PGM_MTP. The programming functions are selected by setting up the microcontroller's registers before making a call to PGM_MTP at FFF0H. Results are returned in the registers. The API calls are shown in Table 2.

API CALL	PARAMETER
PROGRAM DATA BYTE	<pre>Input Parameters: R0H = 02h or 92h R6 = address of byte to program R4L = byte to program Return Parameter R4L = 00 if pass, non-zero if fail</pre>
ERASE BLOCK	<pre>Input Parameters: R0H = 01h or 93h R6H = block number in bits 7:5, bits 4:0 = '0' block 0 : R6H = 00h block 1 : R6H = 20h block 2 : R6H = 40h block 3 : R6H = 80h block 4 : R6H = C0h R6L = 00h Return Parameter R4L = 00 if pass, non-zero if fail</pre>
ERASE BPC and STATUS BYTE	Input Parameters: R0H = 04h Return Parameter R4L = 00 if pass, non-zero if fail
PROGRAM SECURITY BIT	<pre>Input Parameters: R0H = 05h R6H = 00h R6L = 00h - security bit # 1 (inhibit writing to FLASH) 01h - security bit # 2 (inhibit FLASH verify) 02h - security bit # 3 (disable external memory) Return Parameter none</pre>
PROGRAM STATUS BYTE	Input Parameters: ROH = 06h R6H = 00h R6L = 00h - program status byte R4L = status byte Return Parameter R4L = 00 if pass, non-zero if fail NOTE: Only two bits of this Special Cell may be programmed at one time.
PROGRAM BPC high byte	Input Parameters: R0H = 06h R6H = 00h R6L = 01h - program BPC R4L = BPC[15:8] (BPC[7:0] unchanged) Return Parameter R4L = 00 if pass, non-zero if fail NOTE: Only two bits of this Special Cell may be programmed at one time.
READ DEVICE DATA	Input Parameters: ROH = 03h R6 = address of byte to read Return Parameter R4L = value of byte read
READ MANUFACTURER ID	Input Parameters: ROH = 00h R6H = 00h R6L = 00h (manufacturer ID) Return Parameter R4L = value of byte read

API CALL	PARAMETER
ERASE SPECIAL CELL	<pre>Input Parameters: ROH = 95h R6 = special cell address 0000h: erase BPSW[7:0] 0001h: erase BPSW[15:8] 0002h: erase BPC[7:0] 0003h: erase BPC[15:8] 0004h: erase status byte Return Parameters: R4L = 00 if pass, non-zero if fail</pre>
READ SPECIAL CELL	<pre>Input Parameters: ROH = 96h R6 = special cell address 0000h: read BPSW[7:0] 0001h: read BPSW[15:8] 0002h: read BPC[7:0] 0003h: read BPC[15:8] 0004h: read status byte 0006h: read manufacturer ID 0007h: read device ID #1 0008h: read device ID #2 000Ah: read security bit #1 000Ch: read security bit #3 Return Parameters: R4L = value of byte read</pre>

Security

The security feature protects against software piracy and prevents the contents of the Flash from being read. The Security Lock bits are located in Flash. The XA-G49 has 3 programmable security lock bits that will provide different levels of protection for the on-chip code and data (see Table 3).

Table 3.

	SECURITY L	OCK BITS ¹		PROTECTION DESCRIPTION				
Level	SB1	SB2	SB3	PROTECTION DESCRIPTION				
1	0	0	0	No program security features enabled.				
2	1	0	0	Same as level 1, plus block erase is disabled. Erase or programming of the status byte or boot vector is disabled.				
3	1	1	0	Same as level 2, plus program verification is disabled				
4	1	1	1	Same as level 3, plus external execution is disabled.				

NOTE:

1. Any other combination of the Lock bits is not defined.

2. Security bits are independent of each other. Full-chip erase may be performed regardless of the states of the security bits.

3. Setting LB doesn't prevent programming of unprogrammed bits.

XA-G49 TIMER/COUNTERS

The XA has two standard 16-bit enhanced Timer/Counters: Timer 0 and Timer 1. Additionally, it has a third 16-bit Up/Down timer/counter, T2. A central timing generator in the XA core provides the time-base for all XA Timers and Counters. The timer/event counters can perform the following functions:

- Measure time intervals and pulse duration
- Count external events
- Generate interrupt requests
- Generate PWM or timed output waveforms

All of the timer/counters (Timer 0, Timer 1 and Timer 2) can be independently programmed to operate either as timers or event counters via the C/T bit in the TnCON register. All timers count up unless otherwise stated. These timers may be dynamically read during program execution.

The base clock rate of all of the timers is user programmable. This applies to timers T0, T1, and T2 when running in timer mode (as opposed to counter mode), and the watchdog timer. The clock driving the timers is called TCLK and is determined by the setting of two bits (PT1, PT0) in the System Configuration Register (SCR). The frequency of TCLK may be selected to be the oscillator input divided by 4 (Osc/4), the oscillator input divided by 16 (Osc/16), or the oscillator input divided by 64 (Osc/64). This gives a range of possibilities for the XA timer functions, including baud rate

generation, Timer 2 capture. Note that this single rate setting applies to all of the timers.

When timers T0, T1, or T2 are used in the counter mode, the register will increment whenever a falling edge (high to low transition) is detected on the external input pin corresponding to the timer clock. These inputs are sampled once every 2 oscillator cycles, so it can take as many as 4 oscillator cycles to detect a transition. Thus the maximum count rate that can be supported is Osc/4. The duty cycle of the timer clock inputs is not important, but any high or low state on the timer clock input pins must be present for 2 oscillator cycles before it is guaranteed to be "seen" by the timer logic.

Timer 0 and Timer 1

The "Timer" or "Counter" function is selected by control bits C/T in the special function register TMOD. These two Timer/Counters have four operating modes, which are selected by bit-pairs (M1, M0) in the TMOD register. Timer modes 1, 2, and 3 in XA are kept identical to the 80C51 timer modes for code compatibility. Only the mode 0 is replaced in the XA by a more powerful 16-bit auto-reload mode. This will give the XA timers a much larger range when used as time bases.

The recommended M1, M0 settings for the different modes are shown in Figure 6.

SCR Ad Not Bit Addressa Reset Value: 001		MSB LSB					
PT1	PT0	OPERATING					
		Prescaler selection.					
0	0	Osc/4					
0	1	Osc/16					
1	0	Osc/64					
1	1	Reserved					
CM		Compatibility Mode allows the XA to execute most translated 80C51 code on the XA. The XA register file must copy the 80C51 mapping to data memory and mimic the 80C51 indirect addressing scheme.					
PZ							

Figure 5. System Configuration Register (SCR)

TMOD Ad Not Bit Addressa Reset Value: 00H		MSB GATE C/T M1 M0 GA				LSB TE C/T M1 M0				
							·			
		ТІМІ	ER 1		TIMER 0					
	GATE Gating control when set. Timer/Counter "n" is enabled only while "TRn" control bit is set. When cleared Timer "n" is enabled when									
	C/T	Timer or Counter Selector cleared for Timer operation (input from internal system clock.) Set for Counter operation (input from "Tn" input pin).								
M1	MO	OPERATING								
0	0	16-bit auto-reload ti	mer/cou	nter						
0	1	16-bit non-auto-reload timer/counter								
1	0	8-bit auto-reload timer/counter								
1	1	Dual 8-bit timer mod					SU00605			

Figure 6. Timer/Counter Mode Control (TMOD) Register




Figure 11. Timer 2 in Capture Mode




Figure 12. Timer 2 in Auto-Reload Mode (DCEN = 0)




Figure 13. Timer 2 Auto Reload Mode (DCEN = 1)






Figure 14. Watchdog Timer in XA-G49

When the watchdog underflows, the following action takes place (see Figure 14):

- Autoload takes place.
- Watchdog time-out flag is set
- Watchdog run bit unchanged.
- Autoload (WDL) register unchanged.
- Prescaler tap unchanged.
- All other device action same as external reset.

Note that if the watchdog underflows, the program counter will be loaded from the reset vector as in the case of an internal reset. The watchdog time-out flag can be examined to determine if the watchdog has caused the reset condition. The watchdog time-out flag bit can be cleared by software.

WDCON Register Bit Definitions

WDCON.7	PRE2	Prescaler Select 2, reset to 1
WDCON.6	PRE1	Prescaler Select 1, reset to 1
WDCON.5	PRE0	Prescaler Select 0, reset to 1
WDCON.4	_	
WDCON.3	_	
WDCON.2	WDRUN	Watchdog Run Control bit, reset to 1
WDCON.1	WDTOF	Timeout flag
WDCON.0	_	-

UARTs

The XA-G49 includes 2 UART ports that are compatible with the enhanced UART used on the 8xC51FB. Baud rate selection is somewhat different due to the clocking scheme used for the XA timers.

Some other enhancements have been made to UART operation. The first is that there are separate interrupt vectors for each UART's transmit and receive functions. The UART transmitter has been double buffered, allowing packed transmission of data with no gaps between bytes and less critical interrupt service routine timing. A break detect function has been added to the UART. This operates independently of the UART itself and provides a start-of-break status bit that the program may test. Finally, an Overrun Error flag has been added to detect missed characters in the received data stream. The double buffered UART transmitter may require some software changes in code written for the original XA-G49 single buffered UART. Each UART baud rate is determined by either a fixed division of the oscillator (in UART modes 0 and 2) or by the timer 1 or timer 2 overflow rate (in UART modes 1 and 3).

Timer 1 defaults to clock both UART0 and UART1. Timer 2 can be programmed to clock either UART0 through T2CON (via bits R0CLK and T0CLK) or UART1 through T2MOD (via bits R1CLK and T1CLK). In this case, the UART not clocked by T2 could use T1 as the clock source.

The serial port receive and transmit registers are both accessed at Special Function Register SnBUF. Writing to SnBUF loads the transmit register, and reading SnBUF accesses a physically separate receive register.

The serial port can operate in 4 modes:

Mode 0: Serial I/O expansion mode. Serial data enters and exits through RxDn. TxDn outputs the shift clock. 8 bits are transmitted/received (LSB first). (The baud rate is fixed at 1/16 the oscillator frequency.)

Mode 1: Standard 8-bit UART mode. 10 bits are transmitted (through TxDn) or received (through RxDn): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in Special Function Register SnCON. The baud rate is variable.

Mode 2: Fixed rate 9-bit UART mode. 11 bits are transmitted (through TxD) or received (through RxD): start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On Transmit, the 9th data bit (TB8_n in SnCON) can be assigned the value of 0 or 1. Or, for example, the parity bit (P, in the PSW) could be moved into TB8_n. On receive, the 9th data bit goes into RB8_n in Special Function Register SnCON, while the stop bit is ignored. The baud rate is programmable to 1/32 of the oscillator frequency.

Mode 3: Standard 9-bit UART mode. 11 bits are transmitted (through TxDn) or received (through RxDn): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). In fact, Mode 3 is the same as Mode 2 in all respects except baud rate. The baud rate in Mode 3 is variable.

In all four modes, transmission is initiated by any instruction that uses SnBUF as a destination register. Reception is initiated in Mode 0 by the condition $RI_n = 0$ and $REN_n = 1$. Reception is initiated in the other modes by the incoming start bit if $REN_n = 1$.

INTERRUPT SCHEME

There are separate interrupt vectors for each UART's transmit and receive functions.

Table 6.	Vector Locations for UARTs in XA	1

Vector Address	Interrupt Source	Arbitration
A0H – A3H	UART 0 Receiver	7
A4H – A7H	UART 0 Transmitter	8
A8H – ABH	UART 1 Receiver	9
ACH – AFH	UART 1 Transmitter	10

NOTE:

The transmit and receive vectors could contain the same ISR address to work like a 8051 interrupt scheme

Error Handling, Status Flags and Break Detect

The UARTs in XA has the following error flags; see Figure 15.

Multiprocessor Communications

Modes 2 and 3 have a special provision for multiprocessor communications. In these modes, 9 data bits are received. The 9th one goes into RB8. Then comes a stop bit. The port can be programmed such that when the stop bit is received, the serial port interrupt will be activated only if RB8 = 1. This feature is enabled by setting bit SM2 in SCON. A way to use this feature in multiprocessor systems is as follows:

When the master processor wants to transmit a block of data to one of several slaves, it first sends out an address byte which identifies the target slave. An address byte differs from a data byte in that the 9th bit is 1 in an address byte and 0 in a data byte. With SM2 = 1, no slave will be interrupted by a data byte. An address byte, however, will interrupt all slaves, so that each slave can examine the received byte and see if it is being addressed. The addressed slave will clear its SM2 bit and prepare to receive the data bytes that will be coming. The slaves that weren't being addressed leave their SM2s set and go on about their business, ignoring the coming data bytes.

SM2 has no effect in Mode 0, and in Mode 1 can be used to check the validity of the stop bit although this is better done with the Framing Error (FE) flag. In a Mode 1 reception, if SM2 = 1, the receive interrupt will not be activated unless a valid stop bit is received.

Automatic Address Recognition

Automatic Address Recognition is a feature which allows the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address which passes by the serial port. This feature is enabled by setting the SM2 bit in SCON. In the 9 bit UART modes, mode 2 and mode 3, the Receive Interrupt flag (RI) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9 bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data. Automatic address recognition is shown in Figure 18.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the

Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two special Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN. SADEN is used to define which bits in the SADDR are to be used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "Given" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others. The following examples will help to show the versatility of this scheme:

Slave 0	SADDR	=	1100 0000
	SADEN	=	<u>1111 1101</u>
	Given	=	1100 00X0
Slave 1	SADDR	=	1100 0000
	SADEN	=	<u>1111 1110</u>
	Given	=	1100 000X

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

Slave 0	SADDR	=	1100 0000
	SADEN	=	<u>1111 1001</u>
	Given	=	1100 0XX0
Slave 1	SADDR	=	1110 0000
	SADEN	=	<u>1111 1010</u>
	Given	=	1110 0X0X
Slave 2	SADDR	=	1110 0000
	SADEN	=	<u>1111 1100</u>
	Given	=	1110 00XX

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2 use address 1110 0100, since it is necessary to make bit 2 = 1 to exclude slave 2.

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are teated as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal.

Upon reset SADDR and SADEN are loaded with 0s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". This effectively disables the Automatic Addressing mode and allows the microcontroller to use standard UART drivers which do not make use of this feature.

SnCON	Address:	S0CON 420 S1CON 424	MS	B						LSB	
			1010				1	1			1
Bit Addres	sable		SM	10 SN	И1 SM2	REN	TB8	RB8	TI	RI	
Reset Valu	ue: 00H										
		Where S	M0, SM1	specify th	ne serial port m	ode, as f	ollows:				
		SM0	SM1	Mode	Description	Bau	d Rate				
		0	0	0	shift register	fos	_{SC} /16				
		0	1	1	8-bit UART	vai	iable				
		1	0	2	9-bit UART	fos	_{SC} /32				
		1	1	3	9-bit UART	vai	iable				
BIT	SYMBOL	FUNCTION									
SnCON.5	SM2	Enables the multipr will not be activated valid stop bit was n	l if the rec	eived 9th	n data bit (RB8)	is 0. In N					
SnCON.4	REN	Enables serial rece	Enables serial reception. Set by software to enable reception. Clear by software to disable reception.								
SnCON.3	TB8		The 9th data bit that will be transmitted in Modes 2 and 3. Set or clear by software as desired. The TB8 bit is not double buffered. See text for details.								
SnCON.2	RB8	In Modes 2 and 3, is the 9th data bit that was received. In Mode 1, if SM2=0, RB8 is the stop bit that was received. In Mode 0, RB8 is not used.									
SnCON.1	TI	Transmit interrupt fl Must be cleared by			her byte may b	e written	to the UA	RT transm	nitter. See	text for de	etails.
SnCON.0	RI	Receive interrupt fla						Mode 0, o	r at the en	id of the st	top bit time
				,		-					SU0059

Figure 16. Serial Port Control (SnCON) Register




Figure 17. UART Framing Error Detection




Figure 18. UART Multiprocessor Communication, Automatic Address Recognition

XA-G49

XA 16-bit microcontroller family 64K Flash/2K RAM, watchdog, 2 UARTs

I/O PORT OUTPUT CONFIGURATION

Each I/O port pin can be user configured to one of 4 output types. The types are Quasi-bidirectional (essentially the same as standard 80C51 family I/O ports), Open-Drain, Push-Pull, and Off (high impedance). The default configuration after reset is Quasi-bidirectional. However, in the ROMless mode (the \overline{EA} pin is low at reset), the port pins that comprise the external data bus will default to push-pull outputs.

I/O port output configurations are determined by the settings in port configuration SFRs. There are 2 SFRs for each port, called PnCFGA and PnCFGB, where "n" is the port number. One bit in each of the 2 SFRs relates to the output setting for the corresponding port pin, allowing any combination of the 2 output types to be mixed on those port pins. For instance, the output type of port 1 pin 3 is controlled by the setting of bit 3 in the SFRs P1CFGA and P1CFGB.

Table 7 shows the configuration register settings for the 4 port output types. The electrical characteristics of each output type may be found in the DC Characteristic table.

Table 7. Port Configuration Register Settings

PnCFGB	PnCFGA	Port Output Mode
0	0 0 Open Drain	
0	1	Quasi-bidirectional
1	0	Off (high impedance)
1	1	Push-Pull

NOTE:

Mode changes may cause glitches to occur during transitions. When modifying both registers, WRITE instructions should be carried out consecutively.

EXTERNAL BUS

The external program/data bus allows for 8-bit or 16-bit bus width, and address sizes from 12 to 20 bits. The bus width is selected by an input at reset (see Reset Options below), while the address size is set by the program in a configuration register. If all off-chip code is selected (through the use of the \overline{EA} pin), the initial code fetches will be done with the maximum address size (20 bits).

RESET

The device is reset whenever a logic "0" is applied to RST for at least 10 microseconds, placing a low level on the pin re-initializes the on-chip logic. Reset must be asserted when power is initially applied to the XA and held until the oscillator is running.

The duration of reset must be extended when power is initially applied or when using reset to exit power down mode. This is due to the need to allow the oscillator time to start up and stabilize. For most power supply ramp up conditions, this time is 10 milliseconds.

To provide a reliable reset during momentary power supply interruption or whenever the power supply voltage drops below the specified operating voltage, it is recommended that a CMOS system reset circuit SA56614-XX or similar device be used, see application note AN468. As $\overline{\text{RST}}$ is brought high again, an exception is generated which causes the processor to jump to the reset address. Typically, this is the address contained in the memory location 0000. The destination of the reset jump must be located in the first 64 K of code address on power-up, all vectors are 16-bit values and so point to page zero addresses only. After a reset the RAM contents are indeterminate.

Alternatively, the Boot Vector may supply the reset address. This happens when use of the Boot Vector is forced or when the Flash status byte is non-zero. These cases are described in the section "Hardware Activation of the Boot Vector" on page 11.




Figure 19. Recommended Reset Circuit

RESET OPTIONS

The EA pin is sampled on the rising edge of the RST pulse, and determines whether the device is to begin execution from internal or external code memory. EA pulled high configures the XA in single-chip mode. If EA is driven low, the device enters ROMless mode. After Reset is released, the EA/WAIT pin becomes a bus wait signal for external bus transactions.

The BUSW/P3.5 pin is weakly pulled high while reset is asserted, allowing simple biasing of the pin with a resistor to ground to select the alternate bus width. If the BUSW pin is not driven at reset, the weak pullup will cause a 1 to be loaded for the bus width, giving a 16-bit external bus. BUSW may be pulled low with a 2.7 K or smaller value resistor, giving an 8-bit external bus. The bus width setting from the BUSW pin may be overridden by software once the user program is running.

Both $\overline{\text{EA}}$ and BUSW must be held for three oscillator clock times after reset is deasserted to guarantee that their values are latched correctly.

POWER REDUCTION MODES

The XA-G49 supports Idle and Power Down modes of power reduction. The idle mode leaves some peripherals running to allow them to wake up the processor when an interrupt is generated. The power down mode stops the oscillator in order to minimize power. The processor can be made to exit power down mode via reset or one of the external interrupt inputs. In order to use an external interrupt to re-activate the XA while in power down mode, the external interrupt must be enabled and be configured to level sensitive mode. In power down mode, the power supply voltage may be reduced to the RAM keep-alive voltage (2 V), retaining the RAM, register, and SFR values at the point where the power down mode was entered.

AC ELECTRICAL CHARACTERISTICS (5 V)

 V_{DD} = 4.5 V to 5.5 V; T_{amb} = 0 to +70 °C for commercial; V_{DD} = 4.75 V to 5.25 V, -40 °C to +85 °C for industrial.

			VARIABL		
SYMBOL	FIGURE	PARAMETER	MIN	МАХ	UNIT
External Clo	ock		-		
f _C		Oscillator frequency	0	30	MHz
t _C	26	Clock period and CPU timing cycle	1/f _C		ns
t _{CHCX}	26	Clock high time	t _C * 0.5 ⁷		ns
t _{CLCX}	26	Clock low time	t _C * 0.4 ⁷		ns
t _{CLCH}	26	Clock rise time		5	ns
t _{CHCL}	26	Clock fall time		5	ns
Address Cy	cle				
t _{CRAR}	25	Delay from clock rising edge to ALE rising edge	5	46	ns
t _{LHLL}	20	ALE pulse width (programmable)	(V1 * t _C) – 6		ns
t _{AVLL}	20	Address valid to ALE de-asserted (set-up)	(V1 * t _C) – 14		ns
t _{LLAX}	20	Address hold after ALE de-asserted	(t _C /2) - 10		ns
Code Read	Cycle				
t _{PLPH}	20	PSEN pulse width	(V2 * t _C) – 10		ns
t _{LLPL}	20	ALE de-asserted to PSEN asserted	$(t_{\rm C}/2) - 7$		ns
t _{AVIVA}	20	Address valid to instruction valid, ALE cycle (access time)		(V3 * t _C) – 36	ns
t _{AVIVB}	21	Address valid to instruction valid, non-ALE cycle (access time)		(V4 * t _C) – 29	ns
t _{PLIV}	20	PSEN asserted to instruction valid (enable time)		(V2 * t _C) – 29	ns
t _{PXIX}	20	Instruction hold after PSEN de-asserted	0		ns
t _{PXIZ}	20	Bus 3-State after PSEN de-asserted (disable time)		t _C - 8	ns
t _{IXUA}	20	Hold time of unlatched part of address after instruction latched	0		ns
Data Read (Cycle				
t _{RLRH}	22	RD pulse width	(V7 * t _C) – 10		ns
t _{LLRL}	22	ALE de-asserted to RD asserted	(t _C /2) - 7		ns
t _{AVDVA}	22	Address valid to data input valid, ALE cycle (access time)		(V6 * t _C) – 36	ns
t _{AVDVB}	23	Address valid to data input valid, non-ALE cycle (access time)		(V5 * t _C) – 29	ns
t _{RLDV}	22	RD low to valid data in, enable time		(V7 * t _C) – 29	ns
t _{RHDX}	22	Data hold time after RD de-asserted	0		ns
t _{RHDZ}	22	Bus 3-State after RD de-asserted (disable time)		t _C - 8	ns
t _{DXUA}	22	Hold time of unlatched part of address after data latched	0		ns
Data Write (Cycle		-		
t _{WLWH}	24	WR pulse width	(V8 * t _C) – 10		ns
t _{LLWL}	24	ALE falling edge to WR asserted	(V12 * t _C) - 10		ns
t _{QVWX}	24	Data valid before \overline{WR} asserted (data setup time)	(V13 * t _C) – 22		ns
t _{WHQX}	24	Data hold time after WR de-asserted (Note 6)	(V11 * t _C) – 7		ns
t _{AVWL}	24	Address valid to $\overline{\text{WR}}$ asserted (address setup time) (Note 5)	(V9 * t _C) – 22		ns
t _{UAWH}	24	Hold time of unlatched part of address after \overline{WR} is de-asserted	(V11 * t _C) – 7		ns
Wait Input					
t _{WTH}	25	WAIT stable after bus strobe (RD, WR, or PSEN) asserted		(V10 * t _C) – 30	ns
t _{WTL}	25	WAIT hold after bus strobe (RD, WR, or PSEN) assertion	(V10 * t _C) – 5	-	ns

NOTES:

1. Load capacitance for all outputs = 80pF.

2. Variables V1 through V13 reflect programmable bus timing, which is programmed via the Bus Timing registers (BTRH and BTRL). Refer to the *XA User Guide* for details of the bus timing settings.
V1) This variable represents the programmed width of the ALE pulse as determined by the ALEW bit in the BTRL register.

V1 = 0.5 if the ALEW bit = 0, and 1.5 if the ALEW bit = 1.





Figure 26. External Clock Drive








Figure 28. Float Waveform




Figure 29. I_{DD} Test Condition, Active Mode All other pins are disconnected




Figure 30. I_{DD} Test Condition, Idle Mode All other pins are disconnected

Data sheet status

Data sheet status ^[1]	Product status ^[2]	Definitions
Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.

[1] Please consult the most recently issued data sheet before initiating or completing a design

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Argues Avenue P.O. Box 3409 Sunnyvale, California 94088-3409 Telephone 800-234-7381

© Copyright Philips Electronics North America Corporation 2001 All rights reserved. Printed in U.S.A.

Date of release: 06-01

Document order number:

9397 750 08524

Let's make things better.



