



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"


<b>Pr</b> oduct Status	Obsolete
Toddet Status	
Core Processor	XA
Core Size	16-Bit
Speed	30MHz
Connectivity	UART/USART
Peripherals	PWM, WDT
Number of I/O	32
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
/oltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/pxag49kbbd-00-557

## XA 16-bit microcontroller family 64K Flash/2K RAM, watchdog, 2 UARTs


XA-G49

#### **PIN CONFIGURATIONS**

#### 44-Pin PLCC Package



#### 44-Pin LQFP Package



# XA 16-bit microcontroller family 64K Flash/2K RAM, watchdog, 2 UARTs

XA-G49

### **PIN DESCRIPTIONS**

	PIN.	NO.									
MNEMONIC	LCC	LQFP	TYPE		NAME AND FUNCTION						
$V_{SS}$	1, 22	16	I	Ground: 0 V reference	<del>)</del> .						
$V_{DD}$	23, 44	17	ı	Power Supply: This is	the power supply voltage for normal, idle, and power down operation.						
P0.0 – P0.7	43–36	37–30	I/O	written to them and are port 0 pins as inputs ar configured independen Characteristics for deta When the external prog	Nort 0: Port 0 is an 8-bit I/O port with a user-configurable output type. Port 0 latches have 1s written to them and are configured in the quasi-bidirectional mode during reset. The operation of ort 0 pins as inputs and outputs depends upon the port configuration selected. Each port pin is onfigured independently. Refer to the section on I/O port configuration and the DC Electrical characteristics for details.  When the external program/data bus is used, Port 0 becomes the multiplexed low data/instruction yte and address lines 4 through 11.						
P1.0 – P1.7	2–9	40–44, 1–3	I/O	written to them and are port 1 pins as inputs ar configured independen Characteristics for deta							
			_		ecial functions as described below.						
	2	40	0	со	Idress bit 0 of the external address bus when the external data bus is nfigured for an 8 bit width. When the external data bus is configured for a 16 width, this pin becomes the high byte write strobe.						
	3	41	0	<b>A1:</b> Ad	dress bit 1 of the external address bus.						
	4	42	0	<b>A2</b> : Ad	dress bit 2 of the external address bus.						
	5	43	0		dress bit 3 of the external address bus.						
	6	44		` ′	eceiver input for serial port 1.						
	7	1	0	` ′	ansmitter output for serial port 1.						
	8	2	I/O	<b>T2 (P1.6):</b> Tir	mer/counter 2 external count input/clockout.						
	9	3	ı	<b>T2EX (P1.7):</b> Tir	mer/counter 2 reload/capture/direction control						
P2.0 – P2.7	24–31	18–25	I/O	written to them and are port 2 pins as inputs ar configured independen Characteristics for deta When the external progr	oit I/O port with a user-configurable output type. Port 2 latches have 1s configured in the quasi-bidirectional mode during reset. The operation of and outputs depends upon the port configuration selected. Each port pin is attly. Refer to the section on I/O port configuration and the DC Electrical bils.  Tam/data bus is used in 16-bit mode, Port 2 becomes the multiplexed high I address lines 12 through 19. When the external program/data bus is used in						
					of address lines that appear on port 2 is user programmable.						
P3.0 – P3.7	11, 13–19	5, 7–13	I/O	written to them and are port 3 pins as inputs ar	oit I/O port with a user configurable output type. Port 3 latches have 1s e configured in the quasi-bidirectional mode during reset, the operation of an outputs depends upon the port configuration selected. Each port pin is titly. Refer to the section on I/O port configuration and the DC Electrical ails.						
				Port 3 also provides va	rious special functions as described below.						
	11	5		RxD0 (P3.0):	Receiver input for serial port 0.						
	13	7	0	TxD0 (P3.1):	Transmitter output for serial port 0.						
	14	8	1	INTO (P3.2):	External interrupt 0 input.						
	15	9	1	INT1 (P3.3):	External interrupt 1 input.						
	16	10	I/O	T0 (P3.4):	Timer 0 external input, or timer 0 overflow output.						
	17	11	I/O	T1/BUSW (P3.5):	Timer 1 external input, or timer 1 overflow output. The value on this pin is latched as the external reset input is released and defines the default external data bus width (BUSW). $0 = 8$ -bit bus and $1 = 16$ -bit bus.						
	18	12	0	WRL (P3.6):	External data memory low byte write strobe.						
	19	13	0	RD (P3.7):	External data memory read strobe.						
RST	10	4	I	their default states, and	n resets the microcontroller, causing I/O ports and peripherals to take on d the processor to begin execution at the address contained in the reset ction on Reset for details.						
ALE	33	27	I/O		e: A high output on the ALE pin signals external circuitry to latch the address ed address/data bus. A pulse on ALE occurs only when it is needed in order						

# XA 16-bit microcontroller family 64K Flash/2K RAM, watchdog, 2 UARTs

XA-G49

MNEMONIC	PIN.	N. NO.		NAME AND FUNCTION
MINEMONIC	LCC	LQFP	ITPE	NAIME AND FONCTION
PSEN	32	26	0	<b>Program Store Enable:</b> The read strobe for external program memory. When the microcontroller accesses external program memory, PSEN is driven low in order to enable memory devices. PSEN is only active when external code accesses are performed.
EA/WAIT/ V <sub>PP</sub>	35	29	I	External Access/Wait/Programming Supply Voltage: The EA input determines whether the internal program memory of the microcontroller is used for code execution. The value on the EA pin is latched as the external reset input is released and applies during later execution. When latched as a 0, external program memory is used exclusively, when latched as a 1, internal program memory will be used up to its limit, and external program memory used above that point. After reset is released, this pin takes on the function of bus Wait input. If Wait is asserted high during any external bus access, that cycle will be extended until Wait is released. During EPROM programming, this pin is also the programming supply voltage input.
XTAL1	21	15	I	<b>Crystal 1:</b> Input to the inverting amplifier used in the oscillator circuit and input to the internal clock generator circuits.
XTAL2	20	14	0	Crystal 2: Output from the oscillator amplifier.

### **SPECIAL FUNCTION REGISTERS**

PWR_VLD  DWA1  ALEW  33D	WAITD A1 DWA0	BUSD DR1 CR1	BC2 DR0 CR0	BC1 DRA1 CRA1	BC0 DRA0 CRA0	Note 1 FF EF
DWA1	WAITD A1 DWA0	BUSD DR1 CR1	BC2 DR0	BC1 DRA1	DRA0	FF
ALEW	A1 DWA0 W —	DR1 CR1	DR0	DRA1	DRA0	FF
ALEW	w —	CR1		_		4
	<b>'</b>		CR0	CRA1	CRA0	EF
33D 	D 33C	220				1
33D 	D 33C	220				00
33D 	D 33C	220				00
	330	3338	33A	339	338	00
	.   _	ETI1	ERI1	ETI0	ERI0	00
335	5 334	333	332	331	330	1 "
_	ET2	ET1	EX1	ET0	EX0	00
PT0	Λ	l _		PX0		00
PT1		_		PX1		00
		<del>  </del>	<del>                                     </del>	PT2		00
PTI0	10	<u> </u>		PRI0		00
PTI1	  1	_		PRI1		00
385	5 384	383	382	381	380	1
AD5	5 AD4	AD3	AD2	AD1	AD0	FF
38D	D 38C	38B	38A	389	388	1
TxD1	01 RxD1	А3	A2	A1	WRH	FF
395	5 394	393	392	391	390	1
P2.5	5 P2.4	P2.3	P2.2	P2.1	P2.0	FF
	D 39C	39B	39A	399	398	]
39D	ТО	INT1	INT0	TxD0	RxD0	FF
3	391	39D 39C	39D 39C 39B	39D 39C 39B 39A	39D 39C 39B 39A 399	39D 39C 39B 39A 399 398

### XA 16-bit microcontroller family 64K Flash/2K RAM, watchdog, 2 UARTs

XA-G49

		SFR			BIT FUNC	CTIONS A	ND ADD	RESSES			RESET
NAME	DESCRIPTION	ADDRESS	MSB							LSB	VALUE
			357	356	355	354	353	352	351	350	
SWR*	Software Interrupt Request	42A	_	SWR7	SWR6	SWR5	SWR4	SWR3	SWR2	SWR1	00
			2C7	2C6	2C5	2C4	2C3	2C2	2C1	2C0	1
T2CON*	Timer 2 control register	418	TF2	EXF2	RCLK0	TCLK0	EXEN2	TR2	C/T2	CP/RL2	00
			2CF	2CE	2CD	2CC	2CB	2CA	2C9	2C8	1
T2MOD*	Timer 2 mode control	419	_		RCLK1	TCLK1	<u> </u>	l —	T2OE	DCEN	00
TH2	Timer 2 high byte	459									00
TL2	Timer 2 low byte	458									00
T2CAPH	Timer 2 capture register, high byte	45B									00
T2CAPL	Timer 2 capture register, low byte	45A									00
			287	286	285	284	283	282	281	280	
TCON*	Timer 0 and 1 control register	410	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00
TH0	Timer 0 high byte	451		-			-		-		00
TH1	Timer 1 high byte	453									00
TL0	Timer 0 low byte	450									00
TL1	Timer 1 low byte	452					_	_			00
TMOD	Timer 0 and 1 mode control	45C	GATE	C/T	M1	MO	GATE	C/T	M1	M0	00
			28F	28E	28D	28C	28B	28A	289	288	]
TSTAT*	Timer 0 and 1 extended status	411	_	_	_	_	_	T10E	_	T0OE	00
			2FF	2FE	2FD	2FC	2FB	2FA	2F9	2F8	1
WDCON*	Watchdog control register	41F	PRE2	PRE1	PRE0	_	_	WDRUN	WDTOF	_	Note 6
WDL	Watchdog timer reload	45F		-		-	-	-	-	-	00
WFEED1	Watchdog feed 1	45D									х
WFEED2	Watchdog feed 2	45E									х

#### NOTES:

- SFRs are bit addressable.
- 1. At reset, the BCR register is loaded with the binary value 0000 0a11, where "a" is the value on the BUSW pin. This defaults the address bus size to 20 bits since the XA-G49 has only 20 address lines.
- SFR is loaded from the reset vector.
- All bits except F1, F0, and P are loaded from the reset vector. Those bits are all 0.
- 4. Unimplemented bits in SFRs are X (unknown) at all times. Ones should not be written to these bits since they may be used for other
- purposes in future XA derivatives. The reset value shown for these bits is 0.
  Port configurations default to quasi-bidirectional when the XA begins execution from internal code memory after reset, based on the condition found on the EA pin. Thus all PnCFGA registers will contain FF and PnCFGB registers will contain 00. When the XA begins execution using external code memory, the default configuration for pins that are associated with the external bus will be push-pull. The PnCFGA and PnCFGB register contents will reflect this difference.
- 6. The WDCON reset value is E6 for a Watchdog reset, E4 for all other reset causes.
- 7. The XA-G49 implements an 8-bit SFR bus, as stated in Chapter 8 of the XA User Guide. All SFR accesses must be 8-bit operations. Attempts to write 16 bits to an SFR will actually write only the lower 8 bits. Sixteen bit SFR reads will return undefined data in the upper byte.
- The AUXR reset value is typically 00h. If the Boot Loader is activated at reset because the Flash status byte is non-zero or because the Boot Vector has been forced (by PSEN = 0, ALE = 1, EA = 1 at reset), the AUXR reset value will be 1x00 0000b. Bit 6 will be a 1 if the on-chip V<sub>PP</sub> generator is running and ready, otherwise it will be a 0.

## XA 16-bit microcontroller family 64K Flash/2K RAM, watchdog, 2 UARTs

XA-G49




Figure 1. XA-G49 Program Memory Map




Figure 2. XA-G49 Data Memory Map

### XA 16-bit microcontroller family 64K Flash/2K RAM, watchdog, 2 UARTs

XA-G49




Figure 4. In-System Programming with a Minimum of Pins

#### In-System Programming (ISP)

In-System Programming (ISP) is performed without removing the microcontroller from the system. The In-System Programming (ISP) facility consists of a series of internal hardware resources coupled with internal firmware to facilitate remote programming of the XA-G49 through the serial port. This firmware is provided by Philips and embedded within each XA-G49 device.

The Philips In-System Programming (ISP) facility has made in-circuit programming in an embedded application possible with a minimum of additional expense in components and circuit board area.

The ISP function uses five pins: TxD, RxD,  $V_{SS}$ ,  $V_{DD}$ , and  $V_{PP}$  (see Figure 4). Only a small connector needs to be available to interface your application to an external circuit in order to use this feature. The  $V_{PP}$  supply should be adequately decoupled and  $V_{PP}$  not allowed to exceed datasheet limits.

V <sub>CC</sub>	V <sub>PP</sub>	OSC FREQ	I <sub>DD</sub>
5.0 V	5.0 V	22 MHz	75 ma typical
5.0 V	5.0 V	30 MHz	90 ma typical

ISP increases I<sub>DD</sub> by less than 1mA.

#### ISP software is available on the Philips web site

- With your browser, open this page: www.semiconductors.com
- Enter winzip.zip into the Search box at the top of the Philips web page.
- 3. Click on Microcontrollers Software support.
- 4. Download disk1.zip and disk2.zip.
- 5. Create a directory on your hard drive named WINISP.
- 6. Unzip the two disk files into this new directory WINISP.

#### **Using In-System Programming (ISP)**

ISP mode is entered by holding PSEN low, asserting, un-asserting RESET, then releasing PSEN. When ISP mode is entered, the default loader first disables the watchdog timer to prevent a watchdog reset from occurring during programming.

The ISP feature allows for a wide range of baud rates to be used in the application, independent of the oscillator frequency. It is also adaptable to a wide range of oscillator frequencies. This is accomplished by measuring the bit-time of a single bit in a received character. This information is then used to program the baud rate in terms of timer counts based on the oscillator frequency. The ISP feature requires that an initial character (a lowercase f) be sent to the XA-G49 to establish the baud rate. The ISP firmware provides auto-echo of received characters.

Once baud rate initialization has been performed, the ISP firmware will only accept specific Intel Hex-type records. Intel Hex records consist of ASCII characters used to represent hexadecimal values and are summarized below:

#### :NNAAAARRDD..DDCC<crif>

In the Intel Hex record, the "NN" represents the number of data bytes in the record. The XA-G49 will accept up to 16 (10H) data bytes. The "AAAA" string represents the address of the first byte in the record. If there are zero bytes in the record, this field is often set to 0000. The "RR" string indicates the record type. A record type of "00" is a data record. A record type of "01" indicates the end-of-file mark. In this application, additional record types will be added to indicate either commands or data for the ISP facility. The maximum number of data bytes in a record is limited to 16 (decimal). ISP commands are summarized in Table 1.

As a record is received by the XA-G49, the information in the record is stored internally and a checksum calculation is performed. The operation indicated by the record type is not performed until the entire record has been received. Should an error occur in the checksum, the XA-G49 will send an "X" out the serial port indicating a checksum error. If the checksum calculation is found to match the checksum in the record, then the command will be executed. In most cases, successful reception of the record will be indicated by transmitting a "." character out the serial port (displaying the contents of the internal program memory is an exception).

In the case of a Data Record (record type 00), an additional check is made. A "." character will NOT be sent unless the record checksum matched the calculated checksum and all of the bytes in the record were successfully programmed. For a data record, an "X" indicates that the checksum failed to match, and an "R" character indicates that one of the bytes did not properly program.

The ISP facility was designed so that specific crystal frequencies were not required in order to generate baud rates or time the programming pulses.

## XA 16-bit microcontroller family 64K Flash/2K RAM, watchdog, 2 UARTs

XA-G49

Table 1. Intel-Hex Records Used by In-System Programming

RECORD TYPE	COMMAND/DATA FUNCTION						
00 or 80	Data Record :nnaaa00ddddcc  Where: Nn = number of bytes (hex) in record Aaaa = memory address of first byte in record						
	dddd = data bytes						
01 or 81	End of File (EOF), no operation :xxxxxx01cc						
	Where: xxxxxx = required field, but value is a "don't care" cc = checksum Example:						
	:0000001FF						
83	Miscellaneous Write Functions :nnxxxx83ffssddcc						
	Where:  nn = number of bytes (hex) in record  xxxx = required field, but value is a "don't care"  83 = Write Function  ff = subfunction code  ss = selection code  dd = data input (as needed)  cc = checksum						
	Subfunction Code = 01 (Erase Blocks)  ff = 01  ss = block number in bits 7:5, Bits 4:0 = zeros  block 0 : ss = 00h  block 1 : ss = 20h  block 2 : ss = 40h  block 3 : ss = 80h  block 4 : ss = C0h  Example:  :0200008301203C erase block 1						
	Subfunction Code = 04 (Erase Boot Vector and Status Byte)  ff = 04  ss = don't care dd = don't care  Example:  :010000830478 erase boot vector and status byte						
	Subfunction Code = 05 (Program Security Bits)  ff = 05  ss = 00 program security bit 1 (inhibit writing to FLASH)  01 program security bit 2 (inhibit FLASH verify)  02 program security bit 3 (disable external memory)  Example:  :02000083050175 program security bit 2						
	Subfunction Code = 06 (Program Status Byte or Boot Vector)  ff = 06  ss = 00 program status byte  01 program boot vector						
	NOTE: Only two bits of these Special Cells may be programmed at one time.  Example:						
	:020000830601FC78 program boot vector to FC00h						

# XA 16-bit microcontroller family 64K Flash/2K RAM, watchdog, 2 UARTs

XA-G49

RECORD TYPE	COMMAND/DATA FUNCTION							
84	Display Device Data or Blank Check – Record type 84 causes the contents of the entire FLASH array to be sent out the serial port in a formatted display. This display consists of an address and the contents of 16 bytes starting with that address. No display of the device contents will occur if security bit 2 has been programmed. The dumping of the device data to the serial port is terminated by the reception of any character.							
	General Format of Function 84 :05xxxx84sssseeeeffcc							
	Where:  05							
	Example: :0500008440004FFF00E9 display 4000-4FFF							
85	Miscellaneous Read Functions							
	General Format of Function 85 :02xxxx85ffsscc							
	Where:  02 = number of bytes (hex) in record  xxxx = required field, but value is a "don't care"  85 = "Miscellaneous Read" function code  ffss = subfunction and selection code  0000 = read signature byte - manufacturer id (15H)  0001 = read signature byte - device id # 1 (EAH)  0002 = read signature byte - device id # 2 (XA-G49 = 54H))							
	0700 = read security bits (returned value bits 3:1 = sb3,sb2,sb1) 0701 = read status byte 0702 = read boot vector cc = checksum							
	Example: :02000085000178 read signature byte - device id # 1							

# XA 16-bit microcontroller family 64K Flash/2K RAM, watchdog, 2 UARTs

XA-G49

API CALL	PARAMETER
READ DEVICE ID # 1	Input Parameters:  ROH = 00h  R6H = 00h  R6L = 01h (device ID # 1)  Return Parameter  R4L = value of byte read
READ DEVICE ID # 2	Input Parameters:  R0H = 00h  R6H = 00h  R6L = 02h (device ID # 2)  Return Parameter  R4L = value of byte read
READ SECURITY BITS	<pre>Input Parameters:    R0H = 07h    R6H = 00h    R6L = 00h (security bits) Return Parameter    R4L = value of byte read R4L[3:1] = sb3, sb2, sb1</pre>
READ STATUS BYTE	Input Parameters:  R0H = 07h  R6H = 00h  R6L = 01h (status byte)  Return Parameter  R4L = value of BPC[15:8]
READ BPC	<pre>Input Parameters:    R0H = 07h    R6H = 00h    R6L = 02h (boot vector) Return Parameter    R4L = value of byte read (high byte of Boot PC)</pre>
PROGRAM ALL ZERO	<pre>Input Parameters:     R0H = 90h     R6H = block number in bits 7:5, bits 4:0 = '0'         block 0 : r6h = 00h         block 1 : r6h = 20h         block 2 : r6h = 40h         block 3 : r6h = 80h         block 4 : r6h = C0h     R6L = 00h Return Parameters:     R4L = 00 if pass, non-zero if fail</pre>
ERASE CHIP	<pre>Input Parameters:    R0H = 91h    R4L = 55h      (after chip erase, return to caller)</pre>
PROGRAM SPECIAL CELL	Input Parameters:  ROH = 94h  R6 = special cell address  0000h: program BPSW[7:0]  0001h: program BPSW[15:8]  0002h: program BPC[7:0]  0003h: program BPC[15:8]  0004h: program status byte  0004h: program security bit #1  000Ch: program security bit #2  000Eh: program security bit #3  R4L = byte value to program  Return Parameters:  R4L = 00 if pass, non-zero if fail  NOTE: Only two bits of these Special Cells may be programmed at one time.

## XA 16-bit microcontroller family 64K Flash/2K RAM, watchdog, 2 UARTs

XA-G49

#### XA-G49 TIMER/COUNTERS

The XA has two standard 16-bit enhanced Timer/Counters: Timer 0 and Timer 1. Additionally, it has a third 16-bit Up/Down timer/counter, T2. A central timing generator in the XA core provides the time-base for all XA Timers and Counters. The timer/event counters can perform the following functions:

- Measure time intervals and pulse duration
- Count external events
- Generate interrupt requests
- Generate PWM or timed output waveforms

All of the timer/counters (Timer 0, Timer 1 and Timer 2) can be independently programmed to operate either as timers or event counters via the C/T bit in the TnCON register. All timers count up unless otherwise stated. These timers may be dynamically read during program execution.

The base clock rate of all of the timers is user programmable. This applies to timers T0, T1, and T2 when running in timer mode (as opposed to counter mode), and the watchdog timer. The clock driving the timers is called TCLK and is determined by the setting of two bits (PT1, PT0) in the System Configuration Register (SCR). The frequency of TCLK may be selected to be the oscillator input divided by 4 (Osc/4), the oscillator input divided by 16 (Osc/16), or the oscillator input divided by 64 (Osc/64). This gives a range of possibilities for the XA timer functions, including baud rate

generation, Timer 2 capture. Note that this single rate setting applies to all of the timers.

When timers T0, T1, or T2 are used in the counter mode, the register will increment whenever a falling edge (high to low transition) is detected on the external input pin corresponding to the timer clock. These inputs are sampled once every 2 oscillator cycles, so it can take as many as 4 oscillator cycles to detect a transition. Thus the maximum count rate that can be supported is Osc/4. The duty cycle of the timer clock inputs is not important, but any high or low state on the timer clock input pins must be present for 2 oscillator cycles before it is guaranteed to be "seen" by the timer logic.

#### Timer 0 and Timer 1

The "Timer" or "Counter" function is selected by control bits C/T in the special function register TMOD. These two Timer/Counters have four operating modes, which are selected by bit-pairs (M1, M0) in the TMOD register. Timer modes 1, 2, and 3 in XA are kept identical to the 80C51 timer modes for code compatibility. Only the mode 0 is replaced in the XA by a more powerful 16-bit auto-reload mode. This will give the XA timers a much larger range when used as time bases

The recommended M1, M0 settings for the different modes are shown in Figure 6.

SCR Address:440 Not Bit Addressable Reset Value: 00H		MSB LSB					
		PT1 PT0 CM PZ					
PT1	РТ0	OPERATING Prescaler selection.					
0	0	Osc/4					
0	1	Osc/16					
1	0	Osc/64					
1	1	Reserved					
СМ		Compatibility Mode allows the XA to execute most translated 80C51 code on the XA. The XA register file must copy the 80C51 mapping to data memory and mimic the 80C51 indirect addressing scheme.					
PZ		Page Zero mode forces all program and data addresses to 16-bits only. This saves stack space and speeds up execution but limits memory access to 64k.					

Figure 5. System Configuration Register (SCR)




Figure 6. Timer/Counter Mode Control (TMOD) Register

### XA 16-bit microcontroller family 64K Flash/2K RAM, watchdog, 2 UARTs

XA-G49

Γ2CON Addres	ss:418	MSB					LSB			
Bit Addressable Reset Value: 00H		TF2	EXF2	RCLK0	TCLK0	EXEN2	TR2	C/T2	CP/RL2	
BIT	SYMBOL	FUNCTION								
T2CON.7	TF2	Timer 2 overflo							cleared by sof	tware.
T2CON.6	EXF2	Timer 2 external EXEN2 is set). software.								
T2CON.5	RCLK0	Receive Clock Flag.								
T2CON.4	TCLK0	Transmit Clock Flag. RCLK0 and TCLK0 are used to select Timer 2 overflow rate as a clock source for UART0 instead of Timer T1.								
T2CON.3	EXEN2	Timer 2 external enable bit allows a capture or reload to occur due to a negative transition on T2EX.								
T2CON.2	TR2	Start=1/Stop=0	Start=1/Stop=0 control for Timer 2.							
T2CON.1	C/T2	0=Internal time	Timer or counter select. 0=Internal timer 1=External event counter (falling edge triggered)							
T2CON.0		Capture/Reloa If CP/RL2 & EX 0, EXEN2=1 aut If RCLK or TCI	KENŽ=1 cap to reloads o	ccur with e	either Time	er 2 overflo	ows or ne	gative tra		
										SU01

Figure 8. Timer/Counter 2 Control (T2CON) Register

#### **New Timer-Overflow Toggle Output**

In the XA, the timer module now has two outputs, which toggle on overflow from the individual timers. The same device pins that are used for the T0 and T1 count inputs are also used for the new overflow outputs. An SFR bit (TnOE in the TSTAT register) is associated with each counter and indicates whether Port-SFR data or the overflow signal is output to the pin. These outputs could be used in applications for generating variable duty cycle PWM outputs (changing the auto-reload register values). Also variable frequency (Osc/8 to Osc/8,388,608) outputs could be achieved by adjusting the prescaler along with the auto-reload register values. With a 30.0MHz oscillator, this range would be 3.58Hz to 3.75MHz.

#### Timer T2

Timer 2 in the XA is a 16-bit Timer/Counter which can operate as either a timer or as an event counter. This is selected by C/T2 in the special function register T2CON. Upon timer T2 overflow/underflow, the TF2 flag is set, which may be used to generate an interrupt. It can be operated in one of three operating modes: auto-reload (up or down counting), capture, or as the baud rate generator (for either or both UARTs via SFRs T2MOD and T2CON). These modes are shown in Table 4.

#### **Capture Mode**

In the capture mode there are two options which are selected by bit EXEN2 in T2CON. If EXEN2 = 0, then timer 2 is a 16-bit timer or counter, which upon overflowing sets bit TF2, the timer 2 overflow bit. This will cause an interrupt when the timer 2 interrupt is enabled.

If EXEN2 = 1, then Timer 2 still does the above, but with the added feature that a 1-to-0 transition at external input T2EX causes the current value in the Timer 2 registers, TL2 and TH2, to be captured into registers RCAP2L and RCAP2H, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set. This will cause an interrupt in the same fashion as TF2 when the Timer 2 interrupt is enabled. The capture mode is illustrated in Figure 11.

#### Auto-Reload Mode (Up or Down Counter)

In the auto-reload mode, the timer registers are loaded with the 16-bit value in T2CAPH and T2CAPL when the count overflows. T2CAPH and T2CAPL are initialized by software. If the EXEN2 bit in T2CON is set, the timer registers will also be reloaded and the EXF2 flag set when a 1-to-0 transition occurs at input T2EX. The auto-reload mode is shown in Figure 12.

In this mode, Timer 2 can be configured to count up or down. This is done by setting or clearing the bit DCEN (Down Counter Enable) in the T2MOD special function register (see Table 4). The T2EX pin then controls the count direction. When T2EX is high, the count is in the up direction, when T2EX is low, the count is in the down direction.

Figure 12 shows Timer 2, which will count up automatically, since DCEN = 0. In this mode there are two options selected by bit EXEN2 in the T2CON register. If EXEN2 = 0, then Timer 2 counts up to FFFFH and sets the TF2 (Overflow Flag) bit upon overflow. This causes the Timer 2 registers to be reloaded with the 16-bit value in T2CAPL and T2CAPH, whose values are preset by software. If EXEN2 = 1, a 16-bit reload can be triggered either by an overflow or by a 1-to-0 transition at input T2EX. This transition also sets the EXF2 bit. If enabled, either TF2 or EXF2 bit can generate the Timer 2 interrupt.

In Figure 13, the DCEN = 1; this enables the Timer 2 to count up or down. In this mode, the logic level of T2EX pin controls the direction of count. When a logic '1' is applied at pin T2EX, the Timer 2 will count up. The Timer 2 will overflow at FFFFH and set the TF2 flag, which can then generate an interrupt if enabled. This timer overflow, also causes the 16-bit value in T2CAPL and T2CAPH to be reloaded into the timer registers TL2 and TH2, respectively.

A logic '0' at pin T2EX causes Timer 2 to count down. When counting down, the timer value is compared to the 16-bit value contained in T2CAPH and T2CAPL. When the value is equal, the

## XA 16-bit microcontroller family 64K Flash/2K RAM, watchdog, 2 UARTs

XA-G49




Figure 14. Watchdog Timer in XA-G49

When the watchdog underflows, the following action takes place (see Figure 14):

- Autoload takes place.
- Watchdog time-out flag is set
- Watchdog run bit unchanged.
- Autoload (WDL) register unchanged.
- Prescaler tap unchanged.
- All other device action same as external reset.

Note that if the watchdog underflows, the program counter will be loaded from the reset vector as in the case of an internal reset. The watchdog time-out flag can be examined to determine if the watchdog has caused the reset condition. The watchdog time-out flag bit can be cleared by software.

#### **WDCON Register Bit Definitions**

WDCON.7	PRE2	Prescaler Select 2, reset to 1
WDCON.6	PRE1	Prescaler Select 1, reset to 1
WDCON.5	PRE0	Prescaler Select 0, reset to 1
WDCON.4	_	
WDCON.3	_	
WDCON.2	WDRUN	Watchdog Run Control bit, reset to 1
WDCON.1	WDTOF	Timeout flag
WDCON.0		

#### **UARTS**

The XA-G49 includes 2 UART ports that are compatible with the enhanced UART used on the 8xC51FB. Baud rate selection is somewhat different due to the clocking scheme used for the XA timers.

Some other enhancements have been made to UART operation. The first is that there are separate interrupt vectors for each UART's transmit and receive functions. The UART transmitter has been double buffered, allowing packed transmission of data with no gaps between bytes and less critical interrupt service routine timing. A break detect function has been added to the UART. This operates independently of the UART itself and provides a start-of-break status bit that the program may test. Finally, an Overrun Error flag has been added to detect missed characters in the received data stream. The double buffered UART transmitter may require some software changes in code written for the original XA-G49 single buffered UART.

Each UART baud rate is determined by either a fixed division of the oscillator (in UART modes 0 and 2) or by the timer 1 or timer 2 overflow rate (in UART modes 1 and 3).

Timer 1 defaults to clock both UART0 and UART1. Timer 2 can be programmed to clock either UART0 through T2CON (via bits R0CLK and T0CLK) or UART1 through T2MOD (via bits R1CLK and T1CLK). In this case, the UART not clocked by T2 could use T1 as the clock source.

The serial port receive and transmit registers are both accessed at Special Function Register SnBUF. Writing to SnBUF loads the transmit register, and reading SnBUF accesses a physically separate receive register.

The serial port can operate in 4 modes:

**Mode 0: Serial I/O expansion mode.** Serial data enters and exits through RxDn. TxDn outputs the shift clock. 8 bits are transmitted/received (LSB first). (The baud rate is fixed at 1/16 the oscillator frequency.)

**Mode 1: Standard 8-bit UART mode.** 10 bits are transmitted (through TxDn) or received (through RxDn): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in Special Function Register SnCON. The baud rate is variable.

Mode 2: Fixed rate 9-bit UART mode. 11 bits are transmitted (through TxD) or received (through RxD): start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On Transmit, the 9th data bit (TB8\_n in SnCON) can be assigned the value of 0 or 1. Or, for example, the parity bit (P, in the PSW) could be moved into TB8\_n. On receive, the 9th data bit goes into RB8\_n in Special Function Register SnCON, while the stop bit is ignored. The baud rate is programmable to 1/32 of the oscillator frequency.

Mode 3: Standard 9-bit UART mode. 11 bits are transmitted (through TxDn) or received (through RxDn): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). In fact, Mode 3 is the same as Mode 2 in all respects except baud rate. The baud rate in Mode 3 is variable.

In all four modes, transmission is initiated by any instruction that uses SnBUF as a destination register. Reception is initiated in Mode 0 by the condition  $RI_n = 0$  and  $REN_n = 1$ . Reception is initiated in the other modes by the incoming start bit if  $REN_n = 1$ .

### XA 16-bit microcontroller family 64K Flash/2K RAM, watchdog, 2 UARTs

XA-G49

#### Serial Port Control Register

The serial port control and status register is the Special Function Register SnCON, shown in Figure 16. This register contains not only the mode selection bits, but also the 9th data bit for transmit and receive (TB8\_n and RB8\_n), and the serial port interrupt bits (TI\_n and RI\_n).

#### TI Flag

In order to allow easy use of the double buffered UART transmitter feature, the TI\_n flag is set by the UART hardware under two conditions. The first condition is the completion of any byte transmission. This occurs at the end of the stop bit in modes 1, 2, or 3, or at the end of the eighth data bit in mode 0. The second condition is when SnBUF is written while the UART transmitter is idle. In this case, the TI\_n flag is set in order to indicate that the second UART transmitter buffer is still available.

Typically, UART transmitters generate one interrupt per byte transmitted. In the case of the XA UART, one additional interrupt is generated as defined by the stated conditions for setting the TI\_n flag. This additional interrupt does not occur if double buffering is bypassed as explained below. Note that if a character oriented approach is used to transmit data through the UART, there could be a second interrupt for each character transmitted, depending on the timing of the writes to SBUF. For this reason, it is generally better to bypass double buffering when the UART transmitter is used in character oriented mode. This is also true if the UART is polled rather than interrupt driven, and when transmission is character oriented rather than message or string oriented. The interrupt occurs at the end of the last byte transmitted when the UART becomes idle. Among other things, this allows a program to determine when a

message has been transmitted completely. The interrupt service routine should handle this additional interrupt.

The recommended method of using the double buffering in the application program is to have the interrupt service routine handle a single byte for each interrupt occurrence. In this manner the program essentially does not require any special considerations for double buffering. Unless higher priority interrupts cause delays in the servicing of the UART transmitter interrupt, the double buffering will result in transmitted bytes being tightly packed with no intervening gaps.

#### 9-bit Mode

Please note that the ninth data bit (TB8) is not double buffered. Care must be taken to insure that the TB8 bit contains the intended data at the point where it is transmitted. Double buffering of the UART transmitter may be bypassed as a simple means of synchronizing TB8 to the rest of the data stream.

#### **Bypassing Double Buffering**

The UART transmitter may be used as if it is single buffered. The recommended UART transmitter interrupt service routine (ISR) technique to bypass double buffering first clears the TI\_n flag upon entry into the ISR, as in standard practice. This clears the interrupt that activated the ISR. Secondly, the TI\_n flag is cleared immediately following each write to SnBUF. This clears the interrupt flag that would otherwise direct the program to write to the second transmitter buffer. If there is any possibility that a higher priority interrupt might become active between the write to SnBUF and the clearing of the TI\_n flag, the interrupt system may have to be temporarily disabled during that sequence by clearing, then setting the EA bit in the IEL register.

### XA 16-bit microcontroller family 64K Flash/2K RAM, watchdog, 2 UARTs

XA-G49

#### INTERRUPT SCHEME

There are separate interrupt vectors for each UART's transmit and receive functions.

Table 6. Vector Locations for UARTs in XA

Vector Address	Interrupt Source	Arbitration
A0H – A3H	UART 0 Receiver	7
A4H – A7H	UART 0 Transmitter	8
A8H – ABH	UART 1 Receiver	9
ACH – AFH	UART 1 Transmitter	10

#### NOTE:

The transmit and receive vectors could contain the same ISR address to work like a 8051 interrupt scheme

#### Error Handling, Status Flags and Break Detect

The UARTs in XA has the following error flags; see Figure 15.

#### **Multiprocessor Communications**

Modes 2 and 3 have a special provision for multiprocessor communications. In these modes, 9 data bits are received. The 9th one goes into RB8. Then comes a stop bit. The port can be programmed such that when the stop bit is received, the serial port interrupt will be activated only if RB8 = 1. This feature is enabled by setting bit SM2 in SCON. A way to use this feature in multiprocessor systems is as follows:

When the master processor wants to transmit a block of data to one of several slaves, it first sends out an address byte which identifies the target slave. An address byte differs from a data byte in that the 9th bit is 1 in an address byte and 0 in a data byte. With SM2 = 1, no slave will be interrupted by a data byte. An address byte, however, will interrupt all slaves, so that each slave can examine the received byte and see if it is being addressed. The addressed slave will clear its SM2 bit and prepare to receive the data bytes that will be coming. The slaves that weren't being addressed leave their SM2s set and go on about their business, ignoring the coming data bytes.

SM2 has no effect in Mode 0, and in Mode 1 can be used to check the validity of the stop bit although this is better done with the Framing Error (FE) flag. In a Mode 1 reception, if SM2 = 1, the receive interrupt will not be activated unless a valid stop bit is received.

#### **Automatic Address Recognition**

Automatic Address Recognition is a feature which allows the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address which passes by the serial port. This feature is enabled by setting the SM2 bit in SCON. In the 9 bit UART modes, mode 2 and mode 3, the Receive Interrupt flag (RI) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9 bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data. Automatic address recognition is shown in Figure 18.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the

Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two special Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN. SADEN is used to define which bits in the SADDR are to be used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "Given" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others. The following examples will help to show the versatility of this scheme:

Slave 0	SADDR	=	1100 0000
	SADEN	=	<u>1111 1101</u>
	Given	=	1100 00X0
Slave 1	SADDR	=	1100 0000
	SADEN	=	<u>1111 1110</u>
	Given	=	1100 000X

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

Slave 0	SADDR	=	1100	0000
	SADEN	=	<u>1111</u>	1001
	Given	=	1100	0XX0
Slave 1	SADDR	=	1110	0000
	SADEN	=	1111	1010
	Given	=	1110	0X0X
Slave 2	SADDR	=	1110	0000
	SADEN	=	<u>1111</u>	1100
	Given	=	1110	00XX

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0=0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1=0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2=0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2 use address 1110 0100, since it is necessary to make bit 2=1 to exclude slave 2.

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are teated as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal.

Upon reset SADDR and SADEN are loaded with 0s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". This effectively disables the Automatic Addressing mode and allows the microcontroller to use standard UART drivers which do not make use of this feature.

## XA 16-bit microcontroller family 64K Flash/2K RAM, watchdog, 2 UARTs

XA-G49




Figure 16. Serial Port Control (SnCON) Register




Figure 17. UART Framing Error Detection




Figure 18. UART Multiprocessor Communication, Automatic Address Recognition

### XA 16-bit microcontroller family 64K Flash/2K RAM, watchdog, 2 UARTs

XA-G49

- This variable represents the programmed width of the PSEN pulse as determined by the CR1 and CR0 bits or the CRA1, CRA0, and ALEW bits in the BTRL register.
  - For a bus cycle with no ALE, V2 = 1 if CR1/0 = 00, 2 if CR1/0 = 01, 3 if CR1/0 = 10, and 4 if CR1/0 = 11. Note that during burst mode code fetches, PSEN does not exhibit transitions at the boundaries of bus cycles. V2 still applies for the purpose of determining peripheral timing requirements.
  - For a bus cycle with an ALE, V2 = the total bus cycle duration (2 if CRA1/0 = 00, 3 if CRA1/0 = 01, 4 if CRA1/0 = 10, and 5 if CRA1/0 = 11) minus the number of clocks used by ALE (V1 + 0.5). Example: If CRA1/0 = 10 and ALEW = 1, the V2 = 4 - (1.5 + 0.5) = 2.
- This variable represents the programmed length of an entire code read cycle with ALE. This time is determined by the CRA1 and CRA0 bits in the BTRL register. V3 = the total bus cycle duration (2 if CRA1/0 = 00, 3 if CRA1/0 = 01, 4 if CRA1/0 = 10, and 5 if CRA1/0 = 11).
- This variable represents the programmed length of an entire code read cycle with no ALE. This time is determined by the CR1 and CR0 bits in the BTRL register. V4 = 1 if CR1/0 = 00, 2 if CR1/0 = 01, 3 if CR1/0 = 10, and 4 if CR1/0 = 11.
- This variable represents the programmed length of an entire data read cycle with no ALE. this time is determined by the DR1 and DR0 bits in the BTRH register. V5 = 1 if DR1/0 = 00, 2 if DR1/0 = 01, 3 if DR1/0 = 10, and 4 if DR1/0 = 11.
- This variable represents the programmed length of an entire data read cycle with ALE. The time is determined by the DRA1 and DRA0 bits in the BTRH register. V6 = the total bus cycle duration (2 if DRA1/0 = 00, 3 if DRA1/0 = 01, 4 if DRA1/0 = 10, and 5 if DRA1/0 = 11).
- This variable represents the programmed width of the RD pulse as determined by the DR1 and DR0 bits or the DRA1, DRA0 in the BTRH register, and the ALEW bit in the BTRL register. Note that during a 16-bit operation on an 8-bit external bus, RD remains low and does not exhibit a transition between the first and second byte bus cycles. V7 still applies for the purpose of determining peripheral timing requirements. The timing for the first byte is for a bus cycle with ALE, the timing for the second byte is for a bus

  - For a bus cycle with **no** ALE, V7 = 1 if DR1/0 = 00, 2 if DR1/0 = 01, 3 if DR1/0 = 10, and 4 if DR1/0 = 11.
    For a bus cycle **with** an ALE, V7 = the total bus cycle duration (2 if DRA1/0 = 00, 3 if DRA1/0 = 01, 4 if DRA1/0 = 10, and 5 if DRA1/0 = 11) minus the number of clocks used by ALE (V1 + 0.5). Example: If DRA1/0 = 00 and ALEW = 0, then V7 = 2 - (0.5 + 0.5) = 1.
- This variable represents the programmed width of the WRL and/or WRH pulse as determined by the WM1 bit in the BTRL register. V8.1 if WM1 = 0, and 2 if WM1 = 1.
- This variable represents the programmed address setup time for a write as determined by the data write cycle duration (defined by DW1 and DW0 or the DWA1 and DWA0 bits in the BTRH register), the WM0 bit in the BTRL register, and the value of V8.
  - For a bus cycle with an ALE, V9 = the total bus write cycle duration (2 if DWA1/0 = 00, 3 if DWA1/0 = 01, 4 if DWA1/0 = 10, and 5 if DWA1/0 = 11) minus the number of clocks used by the  $\frac{VKL}{VRL}$  and/or  $\frac{VRH}{VRL}$  pulse (V8), minus the number of clocks used by data hold time (0 if WM0 = 0 and 1 if WM0 = 1).
    - Example: If DWA1/0 = 10, WM0 = 1, and WM1 = 1, then V9 = 4 1 2 = 1.
    - For a bus cycle with **no** ALE, V9 = the total bus cycle duration (2 if DW1/0 = 00, 3 if DW1/0 = 01, 4 if DW1/0 = 10, and 5 if DW1/0 = 11) minus the number of clocks used by the WRL and/or WRH pulse (V8), minus the number of clocks used by data hold time (0 if  $\dot{W}M0 = 0$  and 1 if  $\dot{W}M0 = 1$ ).
      - Example: If DW1/0 = 11, WM0 = 1, and WM1 = 0, then V9 = 5 1 1 = 3.
- V10) This variable represents the length of a bus strobe for calculation of WAIT setup and hold times. The strobe may be RD (for data read cycles), WRL and/or WRH (for data write cycles), or PSEN (for code read cycles), depending on the type of bus cycle being widened by WAIT. V10 = V2 for WAIT associated with a code read cycle using PSEN. V10 = V8 for a data write cycle using WRL and/or WRH. V10 = V7-1 for a data read cycle using RD. This means that a single clock data read cycle cannot be stretched using WAIT. If WAIT is used to vary the duration of data read cycles, the RD strobe width must be set to be at least two clocks in duration. Also see Note 4.
- This variable represents the programmed write hold time as determined by the WM0 bit in the BTRL register. V11 = 0 if the WM0 bit = 0, and 1 if the WM0 bit = 1.
- V12) This variable represents the programmed period between the end of the ALE pulse and the beginning of the WRL and/or WRH pulse as determined by the data write cycle duration (defined by the DWA1 and DWA0 bits in the BTRH register), the WM0 bit in the BTRL
- register, and the values of V1 and V8. V12 = the total bus cycle duration (2 if DWA1/0 = 00, 3 if DWA1/0 = 01, 4 if DWA1/0 = 10, and 5 if DWA1/0 = 11) minus the number of clocks used by the WRL and/or WRH pulse (V8), minus the number of clocks used by data hold time (0 if WM0 = 0 and 1 if WM0 = 1), minus the width of the ALE pulse (V1). Example: If DWA1/0 = 11, WM0 = 1, WM1 = 0, and ALEW = 1, then V12 = 5 - 1 - 1 - 1.5 = 1.5.
- V13) This variable represents the programmed data setup time for a write as determined by the data write cycle duration (defined by DW1 and DW0 or the DWA1 and DWA0 bits in the BTRH register), the WM0 bit in the BTRL register, and the values of V1 and V8.
  - For a bus cycle with an ALE, V13 = the total bus cycle duration (2 if DWA1/0 = 00, 3 if DWA1/0 = 01, 4 if DWA1/0 = 10, and 5 if DWA1/0 = 11) minus the number of clocks used by the WRL and/or WRH pulse (V8), minus the number of clocks used by data hold time (0 if WM0 = 0 and 1 if WM0 = 1), minus the number of clocks used by ALE (V1 + 0.5). Example: If DWA1/0 = 11, WM0 = 1, WM1 = 1, and ALEW = 0, then V13 = 5 - 1 - 2 - 1 = 1.
  - For a bus cycle with **no** ALE, V13 = the total bus cycle duration (2 if DW1/0 = 00, 3 if DW1/0 = 01, 4 if DW1/0 = 10, and 5 if DW1/0 = 11) minus the number of clocks used by the WRL and/or WRH pulse (V8), minus the number of clocks used by data hold time (0 if WM0 = 0 and 1 if WM0 = 1). Example: If DW1/0 = 01, WM0 = 1, and WM1 = 0, then V13 = 3 - 1 - 1 = 1.
- 3. Not all combinations of bus timing configuration values result in valid bus cycles. Please refer to the XA User Guide section on the External
- When code is being fetched for execution on the external bus, a burst mode fetch is used that does not have PSEN edges in every fetch cycle. Thus, if WAIT is used to delay code fetch cycles, a change in the low order address lines must be detected to locate the beginning of a cycle. This would be A3-A0 for an 8-bit bus, and A3-A1 for a 16-bit bus. Also, a 16-bit data read operation conducted on a 8-bit wide bus similarly does not include two separate RD strobes. So, a rising edge on the low order address line (A0) must be used to trigger a WAIT in the second half of such a cycle.

## XA 16-bit microcontroller family 64K Flash/2K RAM, watchdog, 2 UARTs

XA-G49

- 5. This parameter is provided for peripherals that have the data clocked in on the falling edge of the WR strobe. This is not usually the case, and in most applications this parameter is not used.
- 6. Please note that the XA-G49 requires that extended data bus hold time (WM0 = 1) to be used with external bus write cycles.
- 7. Applies only to an external clock source, not when a crystal or ceramic resonator is connected to the XTAL1 and XTAL2 pins.




Figure 20. External Program Memory Read Cycle (ALE Cycle)





Figure 21. External Program Memory Read Cycle (Non-ALE Cycle)

## XA 16-bit microcontroller family 64K Flash/2K RAM, watchdog, 2 UARTs

XA-G49

PLCC44: plastic leaded chip carrier; 44 leads

SOT187-2



#### DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)

UNIT	Α	A <sub>1</sub> min.	A <sub>3</sub>	A <sub>4</sub> max.	bp	b <sub>1</sub>	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>D</sub>	еE	H <sub>D</sub>	HE	k	k <sub>1</sub> max.	Lp	v	w	у	Z <sub>D</sub> <sup>(1)</sup> max.	Z <sub>E</sub> <sup>(1)</sup> max.	β
mm	4.57 4.19	0.51	0.25	3.05	0.53 0.33			16.66 16.51	1.27	16.00 14.99	16.00 14.99				0.51	1.44 1.02	0.18	0.18	0.10	2.16	2.16	45°
inches	0.180 0.165	0.020	0.01		0.021 0.013				0.05	0.630 0.590	0.630 0.590	0.695 0.685	0.695 0.685	0.048 0.042	0.020	0.057 0.040	0.007	0.007	0.004	0.085	0.085	

#### Note


1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	1330E DATE	
SOT187-2	112E10	MO-047				<del>97-12-16</del> 99-12-27	

XA-G49

LQFP44: plastic low profile quad flat package; 44 leads; body 10 x 10 x 1.4 mm

SOT389-1



#### **DIMENSIONS (mm are the original dimensions)**

UNIT	A max.	Α1	A <sub>2</sub>	A <sub>3</sub>	bр	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	H <sub>D</sub>	HE	L	Lp	v	w	у	Z <sub>D</sub> <sup>(1)</sup>	Z <sub>E</sub> <sup>(1)</sup>	θ
mm	1.60	0.15 0.05	1.45 1.35	0.25	0.45 0.30	0.20 0.12	10.10 9.90	10.10 9.90	0.80	12.15 11.85	12.15 11.85	1.0	0.75 0.45	0.20	0.20	0.10	1.14 0.85	1.14 0.85	7° 0°

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT389-1	136E08	MS-026				<del>-99-12-17-</del> 00-01-19

## XA 16-bit microcontroller family 64K Flash/2K RAM, watchdog, 2 UARTs

XA-G49

#### Data sheet status

Data sheet status <sup>[1]</sup>	Product status <sup>[2]</sup>	Definitions
Objective data	Development	This data sheet contains data from the objective specification for product development.  Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.

<sup>[1]</sup> Please consult the most recently issued data sheet before initiating or completing a design.

#### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **Disclaimers**

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 2001 All rights reserved. Printed in U.S.A.

Date of release: 06-01

Document order number: 9397 750 08524

Let's make things better.

Philips Semiconductors





<sup>[2]</sup> The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.