

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	C166SV2
Core Size	16-Bit
Speed	80MHz
Connectivity	CANbus, EBI/EMI, I ² C, LINbus, SPI, SSC, UART/USART, USI
Peripherals	I ² S, POR, PWM, WDT
Number of I/O	119
Program Memory Size	576KB (576K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	50K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 24x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP Exposed Pad
Supplier Device Package	PG-LQFP-144-4
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xe167fm72f80laafxuma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table	Table 5 Pin Definitions and Functions (cont'd)						
Pin	Symbol	Ctrl.	Туре	Function			
59	P11.3	O0 / I	St/B	Bit 3 of Port 11, General Purpose Input/Output			
	CCU61_COU T63	O1	St/B	CCU61 Channel 3 Output			
	CCU61_COU T62	O2	St/B	CCU61 Channel 2 Output			
	TxDC5	O3	St/B	CAN Node 5 Transmit Data Input			
	CCU61_T13 HRF	1	St/B	External Run Control Input for T13 of CCU61			
60	P4.0	O0 / I	St/B	Bit 0 of Port 4, General Purpose Input/Output			
	CC2_CC24	O3 / I	St/B	CAPCOM2 CC24IO Capture Inp./ Compare Out.			
	CS0	ОН	St/B	External Bus Interface Chip Select 0 Output			
61	P2.3	O0 / I	St/B	Bit 3 of Port 2, General Purpose Input/Output			
	U0C0_DOUT	01	St/B	USIC0 Channel 0 Shift Data Output			
	CCU63_COU T63	O2	St/B	CCU63 Channel 3 Output			
	CC2_CC16	O3 / I	St/B	CAPCOM2 CC16IO Capture Inp./ Compare Out.			
	A16	OH	St/B	External Bus Interface Address Line 16			
	ESR2_0	I	St/B	ESR2 Trigger Input 0			
	U0C0_DX0E	I	St/B	USIC0 Channel 0 Shift Data Input			
	U0C1_DX0D	I	St/B	USIC0 Channel 1 Shift Data Input			
	RxDC0A	I	St/B	CAN Node 0 Receive Data Input			
62	P11.2	O0 / I	St/B	Bit 2 of Port 11, General Purpose Input/Output			
	CCU61_CC6 1	O1	St/B	CCU61 Channel 1 Output			
	U3C1_DOUT	O2	St/B	USIC3 Channel 1 Shift Data Output			
	CCU63_CCP OS2A	I	St/B	CCU63 Position Input 2			
	CCU61_CC6 1INB	I	St/B	CCU61 Channel 1 Input			



Table	Fable 5 Pin Definitions and Functions (cont'd)								
Pin	Symbol	Ctrl.	Туре	Function					
63	P4.1	O0 / I	St/B	Bit 1 of Port 4, General Purpose Input/Output					
	U3C0_SELO 3	01	St/B	USIC3 Channel Select/Control 3 Output					
	TxDC2	O2	St/B	CAN Node 2 Transmit Data Output					
	CC2_CC25	O3 / I	St/B	CAPCOM2 CC25IO Capture Inp./ Compare Out.					
	CS1	ОН	St/B	External Bus Interface Chip Select 1 Output					
	CCU62_CCP OS0B	1	St/B	CCU62 Position Input 0					
	T4EUDB	I	St/B	GPT12E Timer T4 External Up/Down Control Input					
	ESR1_8	I	St/B	ESR1 Trigger Input 8					
64	P2.4	O0 / I	St/B	Bit 4 of Port 2, General Purpose Input/Output					
	U0C1_DOUT	01	St/B	USIC0 Channel 1 Shift Data Output					
	TxDC0	O2	St/B	CAN Node 0 Transmit Data Output					
	CC2_CC17	O3 / I	St/B	CAPCOM2 CC17IO Capture Inp./ Compare Out.					
	A17	ОН	St/B	External Bus Interface Address Line 17					
	ESR1_0	I	St/B	ESR1 Trigger Input 0					
	U0C0_DX0F	I	St/B	USIC0 Channel 0 Shift Data Input					
	RxDC1A	I	St/B	CAN Node 1 Receive Data Input					
65	P11.1	O0 / I	St/B	Bit 1 of Port 11, General Purpose Input/Output					
	CCU61_COU T61	O1	St/B	CCU61 Channel 1 Output					
	TxDC0	O2	St/B	CAN Node 0 Transmit Data Output					
	U3C1_SELO 0	O3	St/B	USIC3 Channel 1 Select/Control 0 Output					
	CCU63_CCP OS1A	I	St/B	CCU63 Position Input 1					
	CCU61_CTR APD	I	St/B	CCU61 Emergency Trap Input					
	U3C1_DX2A	I	St/B	USIC3 Channel 1 Shift Control Input					



Tabl	Fin Definitions and Functions (cont'd)						
Pin	Symbol	Ctrl.	Туре	Function			
87	P0.3	O0 / I	St/B	Bit 3 of Port 0, General Purpose Input/Output			
	U1C0_SELO 0	O1	St/B	USIC1 Channel 0 Select/Control 0 Output			
	U1C1_SELO 1	O2	St/B	USIC1 Channel 1 Select/Control 1 Output			
	CCU61_COU T60	O3	St/B	CCU61 Channel 0 Output			
	A3	OH	St/B	External Bus Interface Address Line 3			
	U1C0_DX2A	I	St/B	USIC1 Channel 0 Shift Control Input			
	RxDC0B	I	St/B	CAN Node 0 Receive Data Input			
88	P3.1	00 / I	St/B	Bit 1 of Port 3, General Purpose Input/Output			
	U2C0_DOUT	01	St/B	USIC2 Channel 0 Shift Data Output			
	TxDC3	02	St/B	CAN Node 3 Transmit Data Output			
	HLDA	OH / IH	St/B	External Bus Hold Acknowledge Output/Input Output in master mode, input in slave mode.			
	U2C0_DX0B	I	St/B	USIC2 Channel 0 Shift Data Input			
89	P10.2	O0 / I	St/B	Bit 2 of Port 10, General Purpose Input/Output			
	U0C0_SCLK OUT	O1	St/B	USIC0 Channel 0 Shift Clock Output			
	CCU60_CC6 2	O2	St/B	CCU60 Channel 2 Output			
	U3C0_SELO 1	O3	St/B	USIC3 Channel 0 Select/Control 1 Output			
	AD2	OH / IH	St/B	External Bus Interface Address/Data Line 2			
	CCU60_CC6 2INA	I	St/B	CCU60 Channel 2 Input			
	U0C0_DX1B	I	St/B	USIC0 Channel 0 Shift Clock Input			
	U3C0_DX2B	I	St/B	USIC3 Channel 0 Shift Control Input			



Table	able 5 Pin Definitions and Functions (cont'd)					
Pin	Symbol	Ctrl.	Туре	Function		
133	P1.6	O0 / I	St/B	Bit 6 of Port 1, General Purpose Input/Output		
	CCU62_CC6 1	01 / I	St/B	CCU62 Channel 1 Output		
	U1C1_SELO 2	O2	St/B	USIC1 Channel 1 Select/Control 2 Output		
	U2C0_DOUT	O3	St/B	USIC2 Channel 0 Shift Data Output		
	A14	ОН	St/B	External Bus Interface Address Line 14		
	U2C0_DX0D	I	St/B	USIC2 Channel 0 Shift Data Input		
	CCU62_CC6 1INA	I	St/B	CCU62 Channel 1 Input		
134	P9.7	O0 / I	St/B	Bit 7 of Port 9, General Purpose Input/Output		
	CCU62_COU T60	01	St/B	CCU62 Channel 0 Output		
	CCU62_COU T63	O2	St/B	CCU62 Channel 3 Output		
	CCU63_CTR APB	I	St/B	CCU63 Emergency Trap Input		
	U2C0_DX1D	I	St/B	USIC2 Channel 0 Shift Clock Input		
	CCU60_CCP OS0B	I	St/B	CCU60 Position Input 0		
135	P1.7	O0 / I	St/B	Bit 7 of Port 1, General Purpose Input/Output		
	CCU62_CC6 0	O1	St/B	CCU62 Channel 0 Output		
	U1C1_MCLK OUT	O2	St/B	USIC1 Channel 1 Master Clock Output		
	U2C0_SCLK OUT	O3	St/B	USIC2 Channel 0 Shift Clock Output		
	A15	ОН	St/B	External Bus Interface Address Line 15		
	U2C0_DX1C	I	St/B	USIC2 Channel 0 Shift Clock Input		
	CCU62_CC6 0INA	I	St/B	CCU62 Channel 0 Input		
	RxDC4E	I	St/B	CAN Node 4 Receive Data Input		
136	XTAL2	0	Sp/M	Crystal Oscillator Amplifier Output		



Table	Table 5 Pin Definitions and Functions (cont'd)						
Pin	Symbol	Ctrl.	Туре	Function			
143	P8.5	O0 / I	St/B	Bit 5 of Port 8, General Purpose Input/Output			
	CCU60_COU T62	01	St/B	CCU60 Channel 2 Output			
	CCU62_CC6 2	O2	St/B	CCU62 Channel 2 Output			
	TCK_D	IH	St/B	DAP0/JTAG Clock Input If JTAG pos. D is selected during start-up, an internal pull-up device will hold this pin high when nothing is driving it.			
	CCU62_CC6 2INB	1	St/B	CCU62 Channel 2 Input			
15	V _{DDIM}	-	PS/M	Digital Core Supply Voltage for Domain M Decouple with a ceramic capacitor, see Data Sheet for details.			
54, 91, 127	V _{DDI1}	-	PS/1	Digital Core Supply Voltage for Domain 1 Decouple with a ceramic capacitor, see Data Sheet for details. All V_{DDI1} pins must be connected to each other.			
20	V _{DDPA}	-	PS/A	Digital Pad Supply Voltage for Domain A Connect decoupling capacitors to adjacent V_{DDP}/V_{SS} pin pairs as close as possible to the pins. Note: The A/D_Converters and ports P5, P6 and P15 are fed from supply voltage V_{DDP4} .			



XE167FM, XE167GM, XE167HM, XE167KM XE166 Family / Base Line

General Device Information

Table	Fin Definitions and Functions (cont'd)							
Pin	Symbol	Ctrl.	Туре	Function				
2, 36, 38,	V _{DDPB}	-	PS/B	B Digital Pad Supply Voltage for Domain B Connect decoupling capacitors to adjacent $V_{\text{DDP}}/V_{\text{SS}}$ pin pairs as close as possible to the pine				
72, 74, 108, 110, 144				Note: The on-chip voltage regulators and all ports except P5, P6 and P15 are fed from supply voltage V_{DDPB} .				
1, 37, 73,	V _{SS}	-	PS/	Digital Ground All V_{SS} pins must be connected to the ground-line or ground-plane.				
109				Note: Also the exposed pad is connected internally to V_{SS} . To improve the EMC behavior, it is recommended to connect the exposed pad to the board ground. For thermal aspects, please refer to the Data Sheet. Board layout examples are given in an application note.				

1) To generate the reference clock output for bus timing measurement, f_{SYS} must be selected as source for EXTCLK and P2.8 must be selected as output pin. Also the high-speed clock pad must be enabled. This configuration is referred to as reference clock output signal CLKOUT.



3.2 External Bus Controller

All external memory access operations are performed by a special on-chip External Bus Controller (EBC). The EBC also controls access to resources connected to the on-chip LXBus (MultiCAN and the USIC modules). The LXBus is an internal representation of the external bus that allows access to integrated peripherals and modules in the same way as to external components.

The EBC can be programmed either to Single Chip Mode, when no external memory is required, or to an external bus mode with the following selections¹:

- Address Bus Width with a range of 0 ... 24-bit
- Data Bus Width 8-bit or 16-bit
- Bus Operation Multiplexed or Demultiplexed

The bus interface uses Port 10 and Port 2 for addresses and data. In the demultiplexed bus modes, the lower addresses are output separately on Port 0 and Port 1. The number of active segment address lines is selectable, restricting the external address space to 8 Mbytes ... 64 Kbytes. This is required when interface lines shall be assigned to Port 2.

External CS signals (address windows plus default) can be generated and output on Port 4 in order to save external glue logic. External modules can be directly connected to the common address/data bus and their individual select lines.

A HOLD/HLDA protocol is available for bus arbitration; this allows the sharing of external resources with other bus masters. The bus arbitration is enabled by software, after which pins P3.0 ... P3.2 (BREQ, HLDA, HOLD) are automatically controlled by the EBC. In Master Mode (default after reset) the HLDA pin is an output. In Slave Mode pin HLDA is switched to be an input. This allows the direct connection of the slave controller to another master controller without glue logic.

Important timing characteristics of the external bus interface are programmable (with registers TCONCSx/FCONCSx) to allow the user to adapt it to a wide range of different types of memories and external peripherals.

Access to very slow memories or modules with varying access times is supported by a special 'Ready' function. The active level of the control input signal is selectable.

In addition, up to four independent address windows may be defined (using registers ADDRSELx) to control access to resources with different bus characteristics. These address windows are arranged hierarchically where window 4 overrides window 3, and window 2 overrides window 1. All accesses to locations not covered by these four address windows are controlled by TCONCS0/FCONCS0. The currently active window can generate a chip select signal.

The external bus timing is based on the rising edge of the reference clock output CLKOUT. The external bus protocol is compatible with that of the standard C166 Family.

¹⁾ Bus modes are switched dynamically if several address windows with different mode settings are used.



to a dedicated vector table location). The occurrence of a hardware trap is also indicated by a single bit in the trap flag register (TFR). Unless another higher-priority trap service is in progress, a hardware trap will interrupt any ongoing program execution. In turn, hardware trap services can normally not be interrupted by standard or PEC interrupts.

Depending on the package option up to 3 External Service Request (ESR) pins are provided. The ESR unit processes their input values and allows to implement user controlled trap functions (System Requests SR0 and SR1). In this way reset, wakeup and power control can be efficiently realized.

Software interrupts are supported by the 'TRAP' instruction in combination with an individual trap (interrupt) number. Alternatively to emulate an interrupt by software a program can trigger interrupt requests by writing the Interrupt Request (IR) bit of an interrupt control register.

3.7 On-Chip Debug Support (OCDS)

The On-Chip Debug Support system built into the XE167xM provides a broad range of debug and emulation features. User software running on the XE167xM can be debugged within the target system environment.

The OCDS is controlled by an external debugging device via the debug interface. This either consists of the 2-pin Device Access Port (DAP) or of the JTAG port conforming to IEEE-1149. The debug interface can be completed with an optional break interface.

The debugger controls the OCDS with a set of dedicated registers accessible via the debug interface (DAP or JTAG). In addition the OCDS system can be controlled by the CPU, e.g. by a monitor program. An injection interface allows the execution of OCDS-generated instructions by the CPU.

Multiple breakpoints can be triggered by on-chip hardware, by software, or by an external trigger input. Single stepping is supported, as is the injection of arbitrary instructions and read/write access to the complete internal address space. A breakpoint trigger can be answered with a CPU halt, a monitor call, a data transfer, or/and the activation of an external signal.

Tracing data can be obtained via the debug interface, or via the external bus interface for increased performance.

Tracing of program execution is supported by the XE166 Family emulation device.

The DAP interface uses two interface signals, the JTAG interface uses four interface signals, to communicate with external circuitry. The debug interface can be amended with two optional break lines.



3.9 Capture/Compare Units CCU6x

The XE167xM types feature the CCU60, CCU61, CCU62 and CCU63 unit(s).

The CCU6 is a high-resolution capture and compare unit with application-specific modes. It provides inputs to start the timers synchronously, an important feature in devices with several CCU6 modules.

The module provides two independent timers (T12, T13), that can be used for PWM generation, especially for AC motor control. Additionally, special control modes for block commutation and multi-phase machines are supported.

Timer 12 Features

- Three capture/compare channels, where each channel can be used either as a capture or as a compare channel.
- Supports generation of a three-phase PWM (six outputs, individual signals for highside and low-side switches)
- 16-bit resolution, maximum count frequency = peripheral clock
- Dead-time control for each channel to avoid short circuits in the power stage
- Concurrent update of the required T12/13 registers
- Center-aligned and edge-aligned PWM can be generated
- Single-shot mode supported
- Many interrupt request sources
- Hysteresis-like control mode
- Automatic start on a HW event (T12HR, for synchronization purposes)

Timer 13 Features

- One independent compare channel with one output
- 16-bit resolution, maximum count frequency = peripheral clock
- Can be synchronized to T12
- Interrupt generation at period match and compare match
- Single-shot mode supported
- Automatic start on a HW event (T13HR, for synchronization purposes)

Additional Features

- Block commutation for brushless DC drives implemented
- Position detection via Hall sensor pattern
- Automatic rotational speed measurement for block commutation
- Integrated error handling
- Fast emergency stop without CPU load via external signal (CTRAP)
- Control modes for multi-channel AC drives
- Output levels can be selected and adapted to the power stage



3.11 Real Time Clock

The Real Time Clock (RTC) module of the XE167xM can be clocked with a clock signal selected from internal sources or external sources (pins).

The RTC basically consists of a chain of divider blocks:

- Selectable 32:1 and 8:1 dividers (on off)
- The reloadable 16-bit timer T14
- The 32-bit RTC timer block (accessible via registers RTCH and RTCL) consisting of: – a reloadable 10-bit timer
 - a reloadable 6-bit timer
 - a reloadable 6-bit timer
 - a reloadable 10-bit timer

All timers count up. Each timer can generate an interrupt request. All requests are combined to a common node request.



Figure 10 RTC Block Diagram

Note: The registers associated with the RTC are only affected by a power reset.



3.12 A/D Converters

For analog signal measurement, up to two 10-bit A/D converters (ADC0, ADC1) with 16 + 8 multiplexed input channels and a sample and hold circuit have been integrated on-chip. 4 inputs can be converted by both A/D converters. Conversions use the successive approximation method. The sample time (to charge the capacitors) and the conversion time are programmable so that they can be adjusted to the external circuit. The A/D converters can also operate in 8-bit conversion mode, further reducing the conversion time.

Several independent conversion result registers, selectable interrupt requests, and highly flexible conversion sequences provide a high degree of programmability to meet the application requirements. Both modules can be synchronized to allow parallel sampling of two input channels.

For applications that require more analog input channels, external analog multiplexers can be controlled automatically. For applications that require fewer analog input channels, the remaining channel inputs can be used as digital input port pins.

The A/D converters of the XE167xM support two types of request sources which can be triggered by several internal and external events.

- Parallel requests are activated at the same time and then executed in a predefined sequence.
- Queued requests are executed in a user-defined sequence.

In addition, the conversion of a specific channel can be inserted into a running sequence without disturbing that sequence. All requests are arbitrated according to the priority level assigned to them.

Data reduction features reduce the number of required CPU access operations allowing the precise evaluation of analog inputs (high conversion rate) even at a low CPU speed. Result data can be reduced by limit checking or accumulation of results.

The Peripheral Event Controller (PEC) can be used to control the A/D converters or to automatically store conversion results to a table in memory for later evaluation, without requiring the overhead of entering and exiting interrupt routines for each data transfer. Each A/D converter contains eight result registers which can be concatenated to build a result FIFO. Wait-for-read mode can be enabled for each result register to prevent the loss of conversion data.

In order to decouple analog inputs from digital noise and to avoid input trigger noise, those pins used for analog input can be disconnected from the digital input stages. This can be selected for each pin separately with the Port x Digital Input Disable registers.

The Auto-Power-Down feature of the A/D converters minimizes the power consumption when no conversion is in progress.

Broken wire detection for each channel and a multiplexer test mode provide information to verify the proper operation of the analog signal sources (e.g. a sensor system).



Target Protocols

Each USIC channel can receive and transmit data frames with a selectable data word width from 1 to 16 bits in each of the following protocols:

- UART (asynchronous serial channel)
 - module capability: maximum baud rate = f_{SYS} / 4
 - data frame length programmable from 1 to 63 bits
 - MSB or LSB first
- LIN Support (Local Interconnect Network)
 - module capability: maximum baud rate = f_{SYS} / 16
 - checksum generation under software control
 - baud rate detection possible by built-in capture event of baud rate generator
- SSC/SPI (synchronous serial channel with or without data buffer)
 - module capability: maximum baud rate = f_{SYS} / 2, limited by loop delay
 - number of data bits programmable from 1 to 63, more with explicit stop condition
 - MSB or LSB first
 - optional control of slave select signals
- IIC (Inter-IC Bus)
 - supports baud rates of 100 kbit/s and 400 kbit/s
- IIS (Inter-IC Sound Bus)
 - module capability: maximum baud rate = f_{SYS} / 2
- Note: Depending on the selected functions (such as digital filters, input synchronization stages, sample point adjustment, etc.), the maximum achievable baud rate can be limited. Please note that there may be additional delays, such as internal or external propagation delays and driver delays (e.g. for collision detection in UART mode, for IIC, etc.).



3.14 MultiCAN Module

The MultiCAN module contains independently operating CAN nodes with Full-CAN functionality which are able to exchange Data and Remote Frames using a gateway function. Transmission and reception of CAN frames is handled in accordance with CAN specification V2.0 B (active). Each CAN node can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers.

All CAN nodes share a common set of message objects. Each message object can be individually allocated to one of the CAN nodes. Besides serving as a storage container for incoming and outgoing frames, message objects can be combined to build gateways between the CAN nodes or to set up a FIFO buffer.

Note: The number of CAN nodes and message objects depends on the selected device type.

The message objects are organized in double-chained linked lists, where each CAN node has its own list of message objects. A CAN node stores frames only into message objects that are allocated to its own message object list and it transmits only messages belonging to this message object list. A powerful, command-driven list controller performs all message object list operations.



Figure 12 Block Diagram of MultiCAN Module



Functional Description

Table To instruction oct outliniary (contra)					
Mnemonic	Description	Bytes			
NOP	Null operation	2			
CoMUL/CoMAC	Multiply (and accumulate)	4			
CoADD/CoSUB	Add/Subtract	4			
Co(A)SHR	(Arithmetic) Shift right	4			
CoSHL	Shift left	4			
CoLOAD/STORE	Load accumulator/Store MAC register	4			
CoCMP	Compare	4			
CoMAX/MIN	Maximum/Minimum	4			
CoABS/CoRND	Absolute value/Round accumulator	4			
CoMOV	Data move	4			
CoNEG/NOP	Negate accumulator/Null operation	4			

Instruction Set Summary (cont'd) Table 10

1) The Enter Power Down Mode instruction is not used in the XE167xM, due to the enhanced power control scheme. PWRDN will be correctly decoded, but will trigger no action.



4.1.2 Operating Conditions

The following operating conditions must not be exceeded to ensure correct operation of the XE167xM. All parameters specified in the following sections refer to these operating conditions, unless otherwise noticed.

Note: Typical parameter values refer to room temperature and nominal supply voltage, minimum/maximum parameter values also include conditions of minimum/maximum temperature and minimum/maximum supply voltage. Additional details are described where applicable.

Parameter	Symbol		Values		Unit	Note /
		Min.	Тур.	Max.		Test Condition
Voltage Regulator Buffer Capacitance for DMP_M	$\begin{array}{c} C_{\rm EVRM} \\ {\rm SR} \end{array}$	1.0	-	4.7	μF	1)
Voltage Regulator Buffer Capacitance for DMP_1	$C_{\rm EVR1}$ SR	0.47	-	2.2	μF	1)2)
External Load Capacitance	$C_{L} \operatorname{SR}$	-	20 ³⁾	-	pF	pin out driver= default 4)
System frequency	$f_{\rm SYS}{ m SR}$	-	-	100	MHz	5)
Overload current for analog inputs ⁶⁾	$I_{\rm OVA}{ m SR}$	-2	-	5	mA	not subject to production test
Overload current for digital inputs ⁶⁾	$I_{\rm OVD}{\rm SR}$	-5	-	5	mA	not subject to production test
Overload current coupling factor for analog inputs ⁷⁾	K _{OVA} CC	-	2.5 x 10⁻⁴	1.5 x 10 ⁻³	-	I _{OV} < 0 mA; not subject to production test
		_	1.0 x 10 ⁻⁶	1.0 x 10 ⁻⁴	-	I _{OV} > 0 mA; not subject to production test
Overload current coupling factor for digital I/O pins	K _{OVD} CC	_	1.0 x 10 ⁻²	3.0 x 10 ⁻²		I _{OV} < 0 mA; not subject to production test
		-	1.0 x 10 ⁻⁴	5.0 x 10 ⁻³		$I_{OV} > 0 \text{ mA};$ not subject to production test

Table 12 Operating Conditions



4.2 DC Parameters

These parameters are static or average values that may be exceeded during switching transitions (e.g. output current).

Leakage current is strongly dependent on the operating temperature and the voltage level at the respective pin. The maximum values in the following tables apply under worst case conditions, i.e. maximum temperature and an input level equal to the supply voltage.

The value for the leakage current in an application can be determined by using the respective leakage derating formula (see tables) with values from that application.

The pads of the XE167xM are designed to operate in various driver modes. The DC parameter specifications refer to the pad current limits specified in **Section 4.6.4**.

Supply Voltage Restrictions

The XE167xM can operate within a wide supply voltage range from 3.0 V to 5.5 V. However, during operation this supply voltage must remain within 10 percent of the selected nominal supply voltage. It cannot vary across the full operating voltage range.

Because of the supply voltage restriction and because electrical behavior depends on the supply voltage, the parameters are specified separately for the upper and the lower voltage range.

During operation, the supply voltages may only change with a maximum speed of dV/dt < 1 V/ms.

During power-on sequences, the supply voltages may only change with a maximum speed of dV/dt < 5 V/ μ s, i.e. the target supply voltage may be reached earliest after approx. 1 μ s.

Note: To limit the speed of supply voltage changes, the employment of external buffer capacitors at pins V_{DDPA}/V_{DDPB} is recommended.



2) The pad supply voltage pins (V_{DDPB}) provide the input current for the on-chip EVVRs and the current consumed by the pin output drivers. A small current is consumed because the drivers input stages are switched.

In Fast Startup Mode (with the Flash modules deactivated), the typical current is reduced to $3 + 0.6 \text{ x} f_{SYS}$.

3) Please consider the additional conditions described in section "Active Mode Power Supply Current".

Active Mode Power Supply Current

The actual power supply current in active mode not only depends on the system frequency but also on the configuration of the XE167xM's subsystem.

Besides the power consumed by the device logic the power supply pins also provide the current that flows through the pin output drivers.

A small current is consumed because the drivers' input stages are switched.

The IO power domains can be supplied separately. Power domain A ($V_{\rm DDPA}$) supplies the A/D converters and Port 6. Power domain B ($V_{\rm DDPB}$) supplies the on-chip EVVRs and all other ports.

During operation domain A draws a maximum current of 1.5 mA for each active A/D converter module from $V_{\rm DDPA}$.

In Fast Startup Mode (with the Flash modules deactivated), the typical current is reduced to $(3 + 0.6 \times f_{SYS})$ mA.



 Table 25
 is valid under the following conditions:

 $V_{\text{DDP}} \ge 4.5 \text{ V}; V_{\text{DDPtyp}} = 5 \text{ V}; V_{\text{DDP}} \le 5.5 \text{ V}; C_{\text{L}} \ge 20 \text{ pF}; C_{\text{L}} \le 100 \text{ pF};$

Table 25 Standard Pad Parameters for Upper Voltage Range

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Maximum output driver current (absolute value) ¹⁾	I _{Omax}	-	-	10	mA	Strong driver
	CC	-	-	4.0	mA	Medium driver
		-	-	0.5	mA	Weak driver
Nominal output driver	I _{Onom}	-	-	2.5	mA	Strong driver
current (absolute value)	CC	-	-	1.0	mA	Medium driver
		-	-	0.1	mA	Weak driver
Rise and Fall times (10% - 90%)	t _{RF} CC	_	-	4.2 + 0.14 x <i>C</i> _L	ns	Strong driver; Sharp edge
		-	-	11.6 + 0.22 x <i>C</i> _L	ns	Strong driver; Medium edge
		-	-	20.6 + 0.22 x <i>C</i> _L	ns	Strong driver; Slow edge
		_	-	23 + 0.6 x C _L	ns	Medium driver
		-	-	212 + 1.9 x <i>C</i> L	ns	Weak driver

 The total output current that may be drawn at a given time must be limited to protect the supply rails from damage. For any group of 16 neighboring output pins, the total output current in each direction (ΣI_{OL} and Σ-I_{OH}) must remain below 50 mA.



4.6.5.2 External Bus Arbitration

If the arbitration signals are enabled, the XE167xM makes its external resources available in response to an arbitration request.

Note: Operating Conditions apply.

Table 31	Bus Arbitration	Timing for	Upper	Voltage Range
----------	-----------------	------------	-------	---------------

Parameter	Symbol		Values	5	Unit	Note / Test Condition
		Min.	Тур.	Max.	1	
Input setup time HOLD input	<i>t</i> ₄₀ SR	23		-	ns	
Output delay rising edge HLDA, BREQ	<i>t</i> ₄₁ CC	-1		13	ns	
Output delay falling edge HLDA	<i>t</i> ₄₂ CC	-2		14	ns	

Table 32	Bus Arbitration	Timing for Lower	Voltage Range

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Input setup time HOLD input	<i>t</i> ₄₀ SR	28		-	ns	
Output delay rising edge HLDA, BREQ	<i>t</i> ₄₁ CC	-1		19	ns	
Output delay falling edge HLDA	<i>t</i> ₄₂ CC	-2		21	ns	



Table 36 USIC SSC Slave Mode Timing for Lower Voltage Range

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Select input DX2 setup to first clock input DX1 transmit edge ¹⁾	<i>t</i> ₁₀ SR	7	-	_	ns	
Select input DX2 hold after last clock input DX1 receive edge ¹⁾	<i>t</i> ₁₁ SR	7	-	-	ns	
Receive data input setup time to shift clock receive edge ¹⁾	<i>t</i> ₁₂ SR	7	-	_	ns	
Data input DX0 hold time from clock input DX1 receive edge ¹⁾	<i>t</i> ₁₃ SR	5	-	_	ns	
Data output DOUT valid time	<i>t</i> ₁₄ CC	8	-	41	ns	

1) These input timings are valid for asynchronous input signal handling of slave select input, shift clock input, and receive data input (bits DXnCR.DSEN = 0).