

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	AVR
Core Size	8-Bit
Speed	20MHz
Connectivity	SPI, UART/USART, USI
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	54
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atmega3250a-mn

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Programmable serial USART
- Master/Slave SPI Serial Interface
- Universal Serial Interface with Start Condition detector
- Programmable Watchdog Timer with separate on-chip oscillator
- On-chip Analog Comparator
- Interrupt and Wake-up on pin change
- Special microcontroller features
 - Power-on reset and programmable Brown-out detection
 - Internal calibrated oscillator
 - External and internal interrupt sources
 - Five sleep modes: Idle, ADC Noise Reduction, Power-save, Power-down and Standby
- I/O and packages
 - 54/69 programmable I/O lines
 - 64/100-lead TQFP, 64-pad QFN/MLF and 64-pad DRQFN
- Speed grade:
 - ATmega 165A/165PA/645A/645P: 0 16MHz @ 1.8 5.5V
 - ATmega325A/325PA/3250A/3250PA/6450A/6450P: 0 20MHz @ 1.8 5.5V
- Temperature range:
 - 40°C to 85°C industrial
- Ultra-low power consumption (picoPower[®] devices)
 - Active mode:
 - 1MHz, 1.8V: 215µA
 - 32kHz, 1.8V: 8µA (including oscillator)
 - Power-down mode: 0.1µA at 1.8V
 - Power-save mode: 0.6µA at 1.8V (Including 32kHz RTC)


Note: 1. Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.



1. Pin configurations

1.1 Pinout - TQFP and QFN/MLF

Figure 1-1. 64A (TQFP)and 64M1 (QFN/MLF) pinout Atmel ATmega165A/ATmega165PA/ATmega325A/ATmega325PA/ATmega645A/ATmega645P.




Note: The large center pad underneath the QFN/MLF packages is made of metal and internally connected to GND. It should be soldered or glued to the board to ensure good mechanical stability. If the center pad is left unconnected, the package might loosen from the board.



1.2 Pinout - 100A (TQFP)



TQFP






4

2. Overview

The Atmel ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, this microcontroller achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

2.1 Block diagram

Figure 2-1. Block diagram.



The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.



The Atmel ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P provides the following features: 16K/32K/64K bytes of In-System Programmable Flash with Read-While-Write capabilities, 512/1K/2K bytes EEPROM, 1K/2K/4K byte SRAM, 54/69 general purpose I/O lines, 32 general purpose working registers, a JTAG interface for Boundary-scan, On-chip Debugging support and programming, three flexible Timer/Counters with compare modes, internal and external interrupts, a serial programmable USART, Universal Serial Interface with Start Condition Detector, an 8-channel, 10-bit ADC, a programmable Watchdog Timer with internal Oscillator, an SPI serial port, and five software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or hardware reset. In Power-save mode, the asynchronous timer continues to run, allowing the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the XTAL/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption.

Atmel offers the QTouch[®] library for embedding capacitive touch buttons, sliders and wheels functionality into AVR microcontrollers. The patented charge-transfer signal acquisition offers robust sensing and includes fully debounced reporting of touch keys and includes Adjacent Key Suppression[®] (AKS[®]) technology for unambiguous detection of key events. The easy-to-use QTouch Suite toolchain allows you to explore, develop and debug your own touch applications.

The device is manufactured using Atmel's high density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional non-volatile memory programmer, or by an On-chip Boot program running on the AVR core. The Boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel devise is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P AVR is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, In-Circuit Emulators, and Evaluation kits.



2.2 Comparison between Atmel

ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P

 Table 2-1.
 Differences between: ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P.

Device	Flash	EEPROM	RAM	MHz
ATmega165A	16Kbyte	512Bytes	1Kbyte	16
ATmega165PA	16Kbyte	512Bytes	1Kbyte	16
ATmega325A	32Kbyte	1Kbyte	2Kbyte	20
ATmega325PA	32Kbyte	1Kbyte	2Kbyte	20
ATmega3250A	32Kbytes	1Kbyte	2Kbyte	20
ATmega3250PA	32Kbyte	1Kbyte	2Kbyte	20
ATmega645A	64Kbyte	2Kbyte	4Kbyte	16
ATmega645P	64Kbyte	2Kbyte	4Kbyte	16
ATmega6450A	64Kbyte	2Kbyte	4Kbyte	20
ATmega6450P	64Kbyte	2Kbyte	4Kbyte	20

2.3 Pin descriptions

2.3.1 VCC

Digital supply voltage.

2.3.2 GND

Ground.

2.3.3 Port A (PA7:PA0)

Port A is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port A also serves the functions of various special features of the ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P as listed on "Alternate functions of Port B" on page 73.

2.3.4 Port B (PB7:PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B has better driving capabilities than the other ports.

Port B also serves the functions of various special features of the ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P as listed on "Alternate functions of Port B" on page 73.

2.3.5 Port C (PC7:PC0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins



2.3.11 Port J (PJ6:PJ0)

Port J is a 7-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port J output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port J pins that are externally pulled low will source current if the pull-up resistors are activated. The Port J pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port J also serves the functions of various special features of the Atmel ATmega3250A/3250PA/6450A/6450P as listed on page 83.

2.3.12 RESET

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 28-13 on page 304. Shorter pulses are not guaranteed to generate a reset.

2.3.13 XTAL1

Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

2.3.14 XTAL2

Output from the inverting Oscillator amplifier.

2.3.15 AVCC

AVCC is the supply voltage pin for Port F and the A/D Converter. It should be externally connected to V_{CC} , even if the ADC is not used. If the ADC is used, it should be connected to V_{CC} through a low-pass filter.

2.3.16 AREF

This is the analog reference pin for the A/D Converter.



3. Resources

A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr.

4. Data retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.

5. About code examples

This documentation contains simple code examples that briefly show how to use various parts of the device. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.

These code examples assume that the part specific header file is included before compilation. For I/O registers located in extended I/O map, "IN", "OUT", "SBIS", "SBIC", "CBI", and "SBI" instructions must be replaced with instructions that allow access to extended I/O. Typically "LDS" and "STS" combined with "SBRS", "SBRC", "SBR", and "CBR".

6. Capacitive touch sensing

The Atmel QTouch Library provides a simple to use solution to realize touch sensitive interfaces on most Atmel AVR microcontrollers. The QTouch Library includes support for the Atmel QTouch and QMatrix acquisition methods.

Touch sensing can be added to any application by linking the appropriate Atmel QTouch Library for the AVR Microcontroller. This is done by using a simple set of APIs to define the touch channels and sensors, and then calling the touch sensing API's to retrieve the channel information and determine the touch sensor states.

The QTouch Library is FREE and downloadable from the Atmel website at the following location: www.atmel.com/qtouchlibrary. For implementation details and other information, refer to the Atmel QTouch Library User Guide - also available for download from the Atmel website.



(a) (CR1A) (CR1A) <th></th>											
mon. model model <th< td=""><td>(0x83)</td><td>Reserved</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td></td></th<>	(0x83)	Reserved	-	-	-	-	-	-	-	-	
Duty TOCKH0 LONCI LOSS 1 WMM13 WMM13 CoS12 CS11 CS10 TO BURY DORI AMD AMD TM GUTY DORI AMD AMD <t< td=""><td></td><td>TCCR1C</td><td>FOC1A</td><td>FOC1B</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>125</td></t<>		TCCR1C	FOC1A	FOC1B	-	-	-	-	-	-	125
Double TOCREA COMMAI COMMAI COMMAI COMMAI COMMAI TOMMAI COMMAI TOMMAI COMMAI TOMMAI TOMAI		TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	124
BC/T0 DIRR A - - - - AND0 T (0.70) DIRR A/D.70 A/D.640 A/D.600 A/		TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	-	-	WGM11	WGM10	122
Image DDRN ADC7D ADC8D ADC2D ADC2D <th< td=""><td></td><td>DIDR1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>AIN1D</td><td>AIN0D</td><td>197</td></th<>		DIDR1	-	-	-	-	-	-	AIN1D	AIN0D	197
Import Hesseved - - <	. ,	DIDR0	ADC7D	ADC6D	ADC5D	ADC4D	ADC3D	ADC2D	ADC1D	ADC0D	215
DuCC) ADMUX REFS0 AADAR MAXA		Reserved	-	-	-	-	-	-	-	-	
OCT01 ACSSR - ACDE - - ADTS ADTS<	. ,	ADMUX	REFS1	REFS0	ADLAR	MUX4	MUX3	MUX2	MUX1	MUX0	211
IDD/AL ADEN ADE AD		ADCSRB	-	ACME	-	-	-	ADTS2	ADTS1	ADTS0	214
Corr.01 ADCL ADCL ADC Das Register Log 2 Corr.07 Reserved - </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>ADIE</td> <td></td> <td></td> <td></td> <td>213</td>							ADIE				213
Image: Control of the served -	. ,	ADCH				ADC Data F	Register High				214
DD/71 Reserved - <											214
Import Issand - - -			-	-	-		-	-	-	-	
Date of the second -			_	_	_	_	_	_	_	_	
Image manual manual <thmanu< th=""> manu manu</thmanu<>			-	-			-	_	_		
COUND PCMB43 PCINT30 PCINT28 PCINT27 PCINT28 PCINT29 PCINT29 PCINT29 PCINT3 PCINT3 PCINT3 PCINT3 PCINT39 PCINT3					_			_	_		
Dur20 (D071) Reserved File - <td></td> <td></td> <td>-</td> <td>PCINT30</td> <td>PCINT29</td> <td>PCINT28</td> <td>PCINT27</td> <td>PCINT26</td> <td>PCINT25</td> <td>PCINT24</td> <td>63</td>			-	PCINT30	PCINT29	PCINT28	PCINT27	PCINT26	PCINT25	PCINT24	63
morth Reserved m <t< td=""><td></td><td></td><td>_</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>			_								
Control TMSK2 - - - - - OCEA TORE F CMORF) TMMSK1 - - ICE1 - - OCEBA TORE TS CMMED) FCMMSK2 PCINT23 PCINT24 PCINT21 PCINT21 PCINT14	. ,								_	_	
margin TMSK1 - IOE1 - - COURT COURT IOE1 IOE1 <thid1< th=""> <thiid1< <="" td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>OCIE2A</td><td>TOIF2</td><td>145</td></thiid1<></thid1<>									OCIE2A	TOIF2	145
metry TMSR0 - - - - OCIE0A TOE0A TOE0 TO (dx0c) PCMBK2 PCINT2 PCINT2 PCINT1 PCINT1 PCINT1 PCINT1 PCINT1 PCINT1 PCINT1 PCINT1 PCINT3											143
Dems() POMR42 POINT31 POINT32 POINT31	. ,										127
Image: Dec Polisitic POINT16 POINT14 POINT13 POINT14 POINT14 POINT14 POINT14 POINT14 POINT14 POINT14 POINT14 POINT14 POINT3 POINT14 POINT3 POINT3 POINT14 POINT3 POINT14 POINT3	. ,										63
Obset PCINT0 PCINT0 </td <td></td> <td>-</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>63</td>		-									63
Image: biologic											63
LicRA - - - - - - - 1 <td></td> <td></td> <td></td> <td>-</td> <td></td> <td></td> <td>-</td> <td></td> <td></td> <td></td> <td></td>				-			-				
Dock Reserved - <th< td=""><td>. ,</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>61</td></th<>	. ,										61
Obsol Reserved - <	. ,										01
Obs ObsCAL Obscillator Calibration Register (CAL7:0) 3 (0.66) Reserved -							_				
DotS Reserved - - - - PRIM PR - - - PRIM PRSPI PSUSART0 PRADC 44 (0x63) Reserved - - - PR -			_	_			Pegister [CAL7:0		_	_	36
Obsolve PRR - - - PRTIM1 PRSPI PSUSART0 PRADC 44 (0.63) Reserved -	. ,		_	_					_	_	
(06.5) Reserved - <											43
(0.62) Reserved - 1 0.33 (0.55) SPH - <td></td> <td>43</td>											43
(bbc) CLKPR CLKPCE - - CLKPS3 CLKPS2 CLKPS1 CLKPS0 33 (bbs) WDTCR - - - WDCE WDE WDP2 WDP1 WDP0 55 (bbs) SREG I T H S V N Z C 11 0x36 (0x56) SPL -									_		
(0x80) WDTCR - - - WDCE WDE WDP2 WDP1 WDP0 55 0x3E (0x5F) SREG I T H S V N Z C 11 0x3E (0x5E) SPH - - Stack Pointer High 11 0x3C (0x5C) Reserved - - 1 1 0x3C (0x5C) Reserved -<											36
Octor SREG I T H S V N Z C 1 0x3E (0x5E) SPH Stack Pointer High 1 1 0x3D (0x5D) SPL Stack Pointer Low 1 1 0x3B (0x5D) Reserved - <td></td> <td>50</td>											50
Dosk (Usbr) SPH Image: SPH of the served of											13
Disclosoftable Stack Pointer Low 1 0x30 (0x5D) SPL			1	I	п			IN	Z	C	15
Disc (UNDS) Reserved -	. ,						-				15
Discretion Discret	. ,					Slack PC					15
Construction Construction<						-	-				
construction construction<							-				
Ox88 (NSA) Reserved -											
District SPMCSR SPMIE RWWSB - RWWSRE BLBSET PGWRT PGERS SPMEN 244 0x36 (0x56) Reserved - <td></td> <td></td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td></td>			-	-	-	-	-	-	-	-	
Disk (usb) Reserved -					-				-		060
DX35 (0x55) MCUCR JTD BODS BODSE PUD - - IVSEL IVCE 58/88 0x34 (0x54) MCUSR - - - JTRF WDRF BORF EXTRF PORF 55 0x33 (0x53) SMCR - - - - SM2 SM1 SM0 SE 55 0x32 (0x52) Reserved - <td< td=""><td></td><td></td><td></td><td></td><td>-</td><td></td><td></td><td></td><td></td><td></td><td>262</td></td<>					-						262
Disclet (MSG) MCUSR - - - JTRF WDRF BORF EXTRF PORF 5 0x34 (0x54) MCUSR - - - - SM2 SM1 SM0 SE 5 0x32 (0x52) Reserved -	. ,				-						E0/0E/047
Dx3 (0x53) SMCR - - - - SM2 SM1 SM0 SE 5 0x33 (0x52) Reserved -											58/85/247
Disc (usb) Reserved -											50
OKACL (MAC) OCDR IDRD/OCDR7 OCDR6 OCDR5 OCDR4 OCDR3 OCDR2 OCDR1 OCDR0 22 0x31 (0x51) OCDR ACB ACD ACBG ACO ACI ACIE ACIC ACIS1 ACIS0 19 0x2F (0x4F) Reserved - <											50
Dx30 (0x50) ACSR ACD ACBG ACO ACI ACIE ACIC ACIS1 ACIS0 19 0x30 (0x50) ACSR ACD ACBG ACO ACI ACIE ACIC ACIS1 ACIS0 19 0x2F (0x4F) Reserved - 2 0x2C (0x42) SPR1 SPR0 115 0x2C (0x42) SPR1 SPR0 115 0x2G (0x44) GPIOR1 -											001
Dx2 (Dx4F) Reserved -											221
Ox2E (0x4E) SPDR SPIF WCOL - - - - SPI2X 115 0x20 (0x4D) SPSR SPIF WCOL - - - - SPI2X 115 0x20 (0x4C) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 115 0x26 (0x4B) GPIOR2 - - - - - - 22 0x2A (0x4A) GPIOR1 - - - - - - - 22 0x28 (0x48) Reserved - - - - - - 22 0x28 (0x48) Reserved -											196
Ox2D (0x4D) SPSR SPIF WCOL - - - - SPIX 115 0x2D (0x4D) SPSR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 115 0x2D (0x4B) GPIOR2			-	-	-			-	-	-	
Ox2C (0x4C) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 11 0x2B (0x4B) GPIOR2							Register				155
Ox2B (0x4B) GPIOR2 General Purpose I/O Register 2 0x2A (0x4A) GPIOR1 General Purpose I/O Register 2 0x29 (0x49) Reserved - - - - 2 0x28 (0x48) Reserved - - - - - 2 0x28 (0x48) Reserved - - - - - - - 2 0x28 (0x48) Reserved - 10 0 0 0 0 0 10 0 0 0 0 0 0 0 0 0 0 0 0 0	. ,						-				155
Ox2A (0x4A) GPIOR1 General Purpose I/O Register 2 0x29 (0x49) Reserved - - - - - - - 2 0x28 (0x48) Reserved - 10 0x26 (0x46) TCNT0 -			SPIE	SPE	DORD			CPHA	SPR1	SPR0	154
Ox29 (0x49) Reserved - 10 - - 10 -							-				27
Ox28 (0x48) Reserved - 10 0	. ,						se I/O Register				27
0x27 (0x47) OCR0A Timer/Counter0 Output Compare A 10 0x26 (0x46) TCNT0 Timer/Counter0 10 0x25 (0x45) Reserved - - - - - - 10 0x26 (0x46) TCNT0 Timer/Counter0 10 10 10 10 0x25 (0x45) Reserved - </td <td>. ,</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>-</td> <td></td> <td></td> <td></td> <td></td>	. ,						-				
0x26 (0x46) TCNT0 Timer/Counter0 10 0x25 (0x45) Reserved - - - - - - - 10 0x25 (0x45) Reserved - </td <td></td> <td></td> <td>-</td> <td>-</td> <td>-</td> <td></td> <td></td> <td>-</td> <td>-</td> <td>-</td> <td></td>			-	-	-			-	-	-	
Ox25 (0x45) Reserved -	0x27 (0x47)										101
0x24 (0x44) TCCR0A FOC0A WGM00 COM0A1 COM0A0 WGM01 CS02 CS01 CS00 9	0x26 (0x46)										100
	0x25 (0x45)										
0x23 (0x43) GTCCR TSM PSR2 PSR10 130	0x24 (0x44)										98
	0x23 (0x43)	GTCCR	TSM	-	-	-	-	-	PSR2	PSR10	130/146



Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC \leftarrow PC + k + 1	None	1/2
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC \leftarrow PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC \leftarrow PC + k + 1	None	1/2
BIT AND BIT-TEST					1
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	I/O(P,b) ← 0	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$ $Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry Rotate Right Through Carry	$Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$ $Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$	Z,C,N,V Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(30)←Rd(74),Rd(74)←Rd(30)	None	1
BSET	s	Flag Set	SREG(s) $\leftarrow 1$	SREG(s)	1
BCLR	s	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	Т	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	C ← 1	С	1
CLC		Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ	+	Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable		1	1
CLI		Global Interrupt Disable		1	1
SES		Set Signed Test Flag	S ← 1	S S	1
CLS SEV		Clear Signed Test Flag Set Twos Complement Overflow.	S ← 0 V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T ← 1	T	1
CLT		Clear T in SREG	$T \leftarrow 0$	Т	1
SEH		Set Half Carry Flag in SREG	H ← 1	н	1
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1
DATA TRANSFER I	NSTRUCTIONS				
MOV	Rd, Rr	Move Between Registers	$Rd \leftarrow Rr$	None	1
MOVW	Rd, Rr	Copy Register Word	$Rd+1:Rd \leftarrow Rr+1:Rr$	None	1
LDI	Rd, K	Load Immediate	$Rd \leftarrow K$	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1, Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$\frac{Rd \leftarrow (Y + q)}{Pd \leftarrow (7)}$	None	2
LD	Rd, Z Rd, Z+	Load Indirect Load Indirect and Post-Inc.	$Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, 2+ Rd, -Z	Load Indirect and Post-Inc. Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1, Rd \leftarrow Z$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow \operatorname{Rr}, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	(Y) ← Rr	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1$, (Y) $\leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	(Y + q) ← Rr	None	2
ST	Z, Rr	Store Indirect	$(Z) \leftarrow Rr$	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, (Z) $\leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	(k) ← Rr	None	2
LPM		Load Program Memory	$R0 \leftarrow (Z)$	None	3
LPM	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	- 3
SPM IN	Rd P	Store Program Memory In Port	$(Z) \leftarrow R1:R0$	None	- 1
IN OUT	Rd, P P, Rr	Out Port	$Rd \leftarrow P$ $P \leftarrow Rr$	None None	1
PUSH	P, RI Rr	Push Register on Stack	$P \leftarrow RI$ STACK $\leftarrow Rr$	None	2
	1.51	. as. neglotor on otdol	517101111	None	2



Mnemonics	Operands	Description	Operation	Flags	#Clocks
MCU CONTROL INS	TRUCTIONS				
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A



9.5 ATmega3250A

Speed (MHz) ⁽³⁾	Power Supply	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operation Range
20	1.8 - 5.5V	ATmega3250A-AU ATmega3250A-AUR ⁽⁴⁾	100A 100A	Industrial (-40°C to 85°C)
20	1.6 - 5.5V	ATmega3250A-AN ATmega3250A-ANR ⁽⁴⁾	100A 100A	Extended (-40°C to 105°C) ⁽⁵⁾

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

3. For Speed vs. V_{CC} , see Figure 28-1 on page 302.

4. Tape & Reel

5. See characterization specifications at 105°C.

Package Type				
100A	100-lead, 14 x 14 x 1.0mm, 0.5mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)			



9.6 ATmega3250PA

Speed (MHz) ⁽³⁾	Power Supply	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operation Range
20	1.8 - 5.5V	ATmega3250PA-AU ATmega3250PA-AUR ⁽⁴⁾	100A 100A	Industrial (-40°C to 85°C)
20	1.6 - 5.5V	ATmega3250PA-AN ATmega3250PA-ANR ⁽⁴⁾	100A 100A	Extended (-40°C to 105°C) ⁽⁵⁾

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

3. For Speed vs. V_{CC} , see Figure 28-1 on page 302.

4. Tape & Reel

5. See characterization specifications at 105°C.

Package Type				
100A	100-lead, 14 x 14 x 1.0mm, 0.5mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)			



9.9 ATmega6450A

Speed (MHz) ⁽³⁾	Power Supply	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operation Range
20	1.8 - 5.5V	ATmega6450A-AU ATmega6450A-AUR ⁽⁴⁾	100A 100A	Industrial (-40°C to 85°C)

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

3. For Speed vs. V_{CC} , see Figure 28-1 on page 302.

4. Tape & Reel

Package Type				
100A 100-lead, 14 x	x 14 x 1.0mm, 0.5mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)			



9.10 ATmega6450P

Speed (MHz) ⁽³⁾	Power Supply	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operation Range
20	1.8 - 5.5V	ATmega6450P-AU ATmega6450P-AUR ⁽⁴⁾	100A 100A	Industrial (-40°C to 85°C)

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.


2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

3. For Speed vs. V_{CC} , see Figure 28-1 on page 302.

4. Tape & Reel


Package Type					
100A 1	100-lead, 14 x 14 x 1.0mm, 0.5mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)				





10/3/07

Atmel		TITLE	GPC	DRAWING NO.	REV.
	Package Drawing Contact: packagedrawings@atmel.com	64MC, 64QFN (2-Row Staggered), 7 x 7 x 1.00 mm Body, 4.0 x 4.0 mm Exposed Pad, Quad Flat No Lead Package	ZXC	64MC	A



Atmel

12. Datasheet Revision History

Please note that the referring page numbers in this section are referring to this document. The referring revisions in this section are referring to the document revision.

12.1 8285F - 08/2014

- 1. New back page from datasheet template 2014-0502
- 2. Changed chip definition in the text in Section 9.6 "Low-frequency XTAL Oscillator" on page 32.

12.2 8285E - 02/2013

- 1. Applied partially the Atmel new template. New log, front page, page layout and last page changed.
- 2. Added "Electrical Characteristics TA = -40°C to 105°C" on page 308.
- 3. Removed sections 28.5 and 28.6, page 326.
- 4. Added "Typical Characteristics $TA = -40^{\circ}C$ to $105^{\circ}C$ " on page 630.
- 5. Changed Input hysteresis (mV) to Input hysteresis (V) throughout the "Typical characteristics TA = -40°C to 85°C".
- 6. Updated the typical characteristics to include Port H for all 100-pin devices: ATmega3250A/PA/6450/P. Port H has the same performance as Port A, C, D, E, F, G.
- 7. Updated "Packaging Information" on page 28 to take into account the added the 105°C devices.

12.3 8285D - 06/11

1. Removed "Preliminary" from the front page.

12.4 8285C - 06/11

- 1. Updated "Signature bytes" on page 267. A, P and PA devices have different signature (0x002) bytes.
- 2. Updated "DC characteristics" on page 295 for all devices.

12.5 8285B - 03/11

- 1. Updated the datasheet according to the Atmel new Brand Style Guide
- 2. Updated "Signature bytes", Table 27.3 on page 267.
- 3. Updated the power supply voltage (1.5 5.5V) for all devices in "Ordering Information" on page 18.
- 4. Added "Ordering Information" for Extended Temperature (-40°C to 105°C)

12.6 8285A - 09/10

- 1. Initial revision (Based on the ATmega165P/325P/3250P/645/6450/V).
- 2. Changes done compared to ATmega165P/325P/3250P/645/6450/V datasheet:
 - New EIMSK and EIFR register overview
 - New graphics in "Typical characteristics TA = -40°C to 85°C" on page 314.
 - Ordering Information includes Tape & Reel
 - New "Ordering Information" on page 18.
 - QTouch Library Support Features



