

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Betalls	
Product Status	Active
Core Processor	AVR
Core Size	8-Bit
Speed	20MHz
Connectivity	SPI, UART/USART, USI
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	54
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atmega325a-an


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1. Pin configurations

1.1 Pinout - TQFP and QFN/MLF

Figure 1-1. 64A (TQFP)and 64M1 (QFN/MLF) pinout Atmel ATmega165A/ATmega165PA/ATmega325A/ATmega325PA/ATmega645A/ATmega645P.



Note: The large center pad underneath the QFN/MLF packages is made of metal and internally connected to GND. It should be soldered or glued to the board to ensure good mechanical stability. If the center pad is left unconnected, the package might loosen from the board.




2. Overview

The Atmel ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, this microcontroller achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

2.1 Block diagram

Figure 2-1. Block diagram.



The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.



2.2 Comparison between Atmel

ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P

 Table 2-1.
 Differences between: ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P.

Device	Flash	EEPROM	RAM	MHz
ATmega165A	16Kbyte	512Bytes	1Kbyte	16
ATmega165PA	16Kbyte	512Bytes	1Kbyte	16
ATmega325A	32Kbyte	1Kbyte	2Kbyte	20
ATmega325PA	32Kbyte	1Kbyte	2Kbyte	20
ATmega3250A	32Kbytes	1Kbyte	2Kbyte	20
ATmega3250PA	32Kbyte	1Kbyte	2Kbyte	20
ATmega645A	64Kbyte	2Kbyte	4Kbyte	16
ATmega645P	64Kbyte	2Kbyte	4Kbyte	16
ATmega6450A	64Kbyte	2Kbyte	4Kbyte	20
ATmega6450P	64Kbyte	2Kbyte	4Kbyte	20

2.3 Pin descriptions

2.3.1 VCC

Digital supply voltage.

2.3.2 GND

Ground.

2.3.3 Port A (PA7:PA0)

Port A is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port A also serves the functions of various special features of the ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P as listed on "Alternate functions of Port B" on page 73.

2.3.4 Port B (PB7:PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B has better driving capabilities than the other ports.

Port B also serves the functions of various special features of the ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P as listed on "Alternate functions of Port B" on page 73.

2.3.5 Port C (PC7:PC0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins



that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tristated when a reset condition becomes active, even if the clock is not running.

Port C also serves the functions of special features of the Atmel ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P as listed on "Alternate functions of Port D" on page 75.

2.3.6 Port D (PD7:PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tristated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P as listed on "Alternate functions of Port D" on page 75.

2.3.7 Port E (PE7:PE0)

Port E is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port E also serves the functions of various special features of the ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P as listed on "Alternate functions of Port E" on page 76.

2.3.8 Port F (PF7:PF0)

Port F serves as the analog inputs to the A/D Converter.

Port F also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port F output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port F pins that are externally pulled low will source current if the pull-up resistors are activated. The Port F pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PF7(TDI), PF5(TMS), and PF4(TCK) will be activated even if a reset occurs.

Port F also serves the functions of the JTAG interface, see "Alternate functions of Port F" on page 78.

2.3.9 Port G (PG5:PG0)

Port G is a 6-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port G output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port G pins that are externally pulled low will source current if the pull-up resistors are activated. The Port G pins are tristated when a reset condition becomes active, even if the clock is not running.

Port G also serves the functions of various special features of the ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P as listed on page 80.

2.3.10 Port H (PH7:PH0)

Port H is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port H output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port H pins that are externally pulled low will source current if the pull-up resistors are activated. The Port H pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port H also serves the functions of various special features of the ATmega3250A/3250PA/6450A/6450P as listed on page 81.



2.3.11 Port J (PJ6:PJ0)

Port J is a 7-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port J output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port J pins that are externally pulled low will source current if the pull-up resistors are activated. The Port J pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port J also serves the functions of various special features of the Atmel ATmega3250A/3250PA/6450A/6450P as listed on page 83.

2.3.12 RESET

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 28-13 on page 304. Shorter pulses are not guaranteed to generate a reset.

2.3.13 XTAL1

Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

2.3.14 XTAL2

Output from the inverting Oscillator amplifier.

2.3.15 AVCC

AVCC is the supply voltage pin for Port F and the A/D Converter. It should be externally connected to V_{CC} , even if the ADC is not used. If the ADC is used, it should be connected to V_{CC} through a low-pass filter.

2.3.16 AREF

This is the analog reference pin for the A/D Converter.



				1		1	1	1	1	
	UBRR0L					ata Dagiatar Law				182
(0xC4)	Reserved	-	-	-	-	ate Register Low	-	-	-	162
(0xC3)	UCSR0C	-	- UMSEL0	- UPM01	- UPM00	- USBS0	- UCSZ01	- UCSZ00	- UCPOL0	180
(0xC2) (0xC1)	UCSR0B	RXCIE0	TXCIE0	UDRIE0	RXEN0	TXEN0	UCSZ02	RXB80	TXB80	179
(0xC0)	UCSR0A	RXC0	TXC0	UDRE0	FE0	DOR0	UPE0	U2X0	MPCM0	178
(0x86) (0xBF)	Reserved	-	-	-	-	-	-	-	-	
(0xBE)	Reserved	-	-	-	-	-	-	-	-	
(0xBD)	Reserved	-	-	-	-	-	-	-	-	
(0xBC)	Reserved	-	-	-	-	-	-	-	-	
(0xBB)	Reserved	-	-	-	-	-	-	-	-	
(0xBA)	USIDR				USI Data	Register				190
(0xB9)	USISR	USISIF	USIOIF	USIPF	USIDC	USICNT3	USICNT2	USICNT1	USICNT0	190
(0xB8)	USICR	USISIE	USIOIE	USIWM1	USIWM0	USICS1	USICS0	USICLK	USITC	191
(0xB7)	Reserved	-	-	-	-	-	-	-	-	
(0xB6)	ASSR	-	-	-	EXCLK	AS2	TCN2UB	OCR2UB	TCR2UB	146
(0xB5)	Reserved	-	-	-	-	-	-	-	-	
(0xB4)	Reserved	-	-	-	-	-	-	-	-	
(0xB3)	OCR2A			Tin	ner/Counter 2 Outp		er A			145
(0xB2)	TCNT2					Counter2		1		144
(0xB1)	Reserved	-	-	-	-	-	-	-	-	140
(0xB0)	TCCR2A Reserved	FOC2A	WGM20 -	COM2A1	COM2A0	WGM21	- CS22	CS21	CS20	143
(0xAF)	Reserved	-	-	-	-	-	-	-	-	
(0xAE) (0xAD)	Reserved	-	-	-	-	-	-	-	-	
(0xAD) (0xAC)	Reserved	-	-	-	-	-	-	-	-	
(0xAC) (0xAB)	Reserved	-	-	-	-	-	-	-	-	
(0xAA)	Reserved	-	-	-	-	-	-	-	-	
(0xA9)	Reserved	-	-	-	-	-	-	-	-	
(0xA8)	Reserved	-	-	-	-	-	-	-	-	
(0xA7)	Reserved	-	-	-	-	-	-	-	-	
(0xA6)	Reserved	-	-	-	-	-	-	-	-	
(0xA5)	Reserved	-	-	-	-	-	-	-	-	
(0xA4)	Reserved	-	-	-	-	-	-	-	-	
(0xA3)	Reserved	-	-	-	-	-	-	-	-	
(0xA2)	Reserved	-	-	-	-	-	-	-	-	
(0xA1)	Reserved	-	-	-	-	-	-	-	-	
(0xA0)	Reserved	-	-	-	-	-	-	-	-	
(0x9F)	Reserved	-	-	-	-	-	-	-	-	
(0x9E)	Reserved	-	-	-	-	-	-	-	-	
(0x9D)	Reserved	-	-	-	-	-	-	-	-	
(0x9C)	Reserved Reserved	-	-	-	-	-	-	-	-	
(0x9B)	Reserved									
(0x9A)	Reserved	-	-	-	-	-	-	-	-	
(0x99) (0x98)	Reserved	-	-	-	-	-	-	-	-	
(0x98) (0x97)	Reserved	-	-	-	-	-	-	-	_	
(0x97) (0x96)	Reserved	-	-	-	-	-	-	-	-	
(0x90) (0x95)	Reserved	-	-	-	-	-	-	-	-	
(0x94)	Reserved	-	-	-	-	-	-	-	-	
(0x93)	Reserved	-	-	-	-	-	-	-	-	
(0x92)	Reserved	-	-	-	-	-	-	-	-	
(0x91)	Reserved	-	-	-	-	-	-	-	-	
(0x90)	Reserved	-	-	-	-	-	-	-	-	
(0x8F)	Reserved	-	-	-	-	-	-	-	-	
(0x8E)	Reserved	-	-	-	-	-	-	-	-	
(0x8D)	Reserved	-	-	-	-	-	-	-	-	
(0x8C)	Reserved	-	-	-	-	-	-	-	-	
(0x8B)	OCR1BH				r/Counter1 Output (-			126
(0x8A)	OCR1BL				r/Counter1 Output					126
(0x89)	OCR1AH				/Counter1 Output (-			126
(0x88)	OCR1AL				r/Counter1 Output					126
(0x87)	ICR1H				ner/Counter1 Input		-			126
(0x86)	ICR1L			Tir	ner/Counter1 Input		_OW			126
(0x85)	TCNT1H					inter1 High				126
(0x84)	TCNT1L	1			Timer/Cou	Inter1 Low				126



(a) (CR1A) (CR1A) <th></th>											
mon. model model <th< td=""><td>(0x83)</td><td>Reserved</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td></td></th<>	(0x83)	Reserved	-	-	-	-	-	-	-	-	
Duty TOCKH0 LONCI LOSS 1 WMM13 WMM13 CoS12 CS11 CS10 TO BURY DORI AMD AMD TM GUTY DORI AMD AMD <t< td=""><td></td><td>TCCR1C</td><td>FOC1A</td><td>FOC1B</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>125</td></t<>		TCCR1C	FOC1A	FOC1B	-	-	-	-	-	-	125
Double TOCREA COMMAI COMMAI COMMAI COMMAI COMMAI TOMMAI COMMAI TOMMAI COMMAI TOMMAI TOMAI		TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	124
BC/T0 DIRR A - - - - AND0 T (0.70) DIRR A/D.70 A/D.640 A/D.600 A/		TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	-	-	WGM11	WGM10	122
Image DDRN ADC7D ADC8D ADC2D ADC2D <th< td=""><td></td><td>DIDR1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>AIN1D</td><td>AIN0D</td><td>197</td></th<>		DIDR1	-	-	-	-	-	-	AIN1D	AIN0D	197
Import Hesseved - - <	. ,	DIDR0	ADC7D	ADC6D	ADC5D	ADC4D	ADC3D	ADC2D	ADC1D	ADC0D	215
DuCC) ADMUX REFS0 AADAR MAXA		Reserved	-	-	-	-	-	-	-	-	
OCT01 ACSSR - ACDE - - ADTS ADTS<	. ,	ADMUX	REFS1	REFS0	ADLAR	MUX4	MUX3	MUX2	MUX1	MUX0	211
IDD/AL ADEN ADE AD		ADCSRB	-	ACME	-	-	-	ADTS2	ADTS1	ADTS0	214
Corr.01 ADCL ADCL ADC Das Register Log 2 Corr.07 Reserved - </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>ADIE</td> <td></td> <td></td> <td></td> <td>213</td>							ADIE				213
Image: Control of the served -	. ,	ADCH				ADC Data F	Register High				214
DD/71 Reserved - <											214
Import Issand - - -			-	-	-		-	-	-	_	
Date of the second -			_	_	_	_	_	_	_	_	
Image manual manual <thmanu< th=""> manu manu</thmanu<>			-	-			-	_	_		
COUND PCMB43 PCINT30 PCINT28 PCINT27 PCINT28 PCINT29 PCINT29 PCINT29 PCINT3 PCINT3 PCINT3 PCINT3 PCINT39 PCINT3					_			_	_		
Dur20 (D071) Reserved File - <td></td> <td></td> <td>-</td> <td>PCINT30</td> <td>PCINT29</td> <td>PCINT28</td> <td>PCINT27</td> <td>PCINT26</td> <td>PCINT25</td> <td>PCINT24</td> <td>63</td>			-	PCINT30	PCINT29	PCINT28	PCINT27	PCINT26	PCINT25	PCINT24	63
morth Reserved m <t< td=""><td></td><td></td><td>_</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>			_								
Control TMSK2 - - - - - OCEA TORE F CMORF) TMMSK1 - - ICE1 - - OCEBA TORE TS CMMED) FCMMSK2 PCINT23 PCINT24 PCINT21 PCINT21 PCINT14	. ,								_	_	
margin TMSK1 - IOE1 - - COURT COURT IOE1 IOE1 <thid1< th=""> <thiid1< <="" td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>OCIE2A</td><td>TOIF2</td><td>145</td></thiid1<></thid1<>									OCIE2A	TOIF2	145
metry TMSR0 - - - - OCIE0A TOE0A TOE0 TO (dx0c) PCMBK2 PCINT2 PCINT2 PCINT1 PCINT1 PCINT1 PCINT1 PCINT1 PCINT1 PCINT1 PCINT1 PCINT3											143
Dems() POMR42 POINT31 POINT32 POINT31	. ,										101
Image: Dec Polisitic POINT16 POINT14 POINT13 POINT14 POINT14 POINT14 POINT14 POINT14 POINT14 POINT14 POINT14 POINT14 POINT3 POINT14 POINT3 POINT3 POINT14 POINT3 POINT14 POINT3	. ,										63
Obset PCINT0 PCINT0 </td <td></td> <td>-</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>63</td>		-									63
Image: biologic											63
LicRA - - - - - - - 1 <td></td> <td></td> <td></td> <td>-</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>				-							
Dock Reserved - <th< td=""><td>. ,</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>61</td></th<>	. ,										61
Obsol Reserved - <	. ,										01
Obs ObsCAL Obscillator Calibration Register (CAL7:0) 3 (0.66) Reserved -							_				
DotS Reserved - - - - PRIM PR - - - PRIM PRSPI PSUSART0 PRADC 44 (0x63) Reserved - - - PR -			_	_			Pegister [CAL7:0		_	_	36
Obsolve PRR - - - PRTIM1 PRSPI PSUSART0 PRADC 44 (0.63) Reserved -	. , ,		_	_					_	_	
(06.5) Reserved - <											43
(0.62) Reserved - 1 0.33 (0.55) SPH - <td></td> <td>43</td>											43
(bbc) CLKPR CLKPCE - - CLKPS3 CLKPS2 CLKPS1 CLKPS0 33 (bbs) WDTCR - - - WDCE WDE WDP2 WDP1 WDP0 55 (bbs) SREG I T H S V N Z C 11 0x36 (0x56) SPL -									_		
(0x80) WDTCR - - - WDCE WDE WDP2 WDP1 WDP0 55 0x3E (0x5F) SREG I T H S V N Z C 11 0x3E (0x5E) SPH - - Stack Pointer High 11 0x3C (0x5C) Reserved - - 1 1 0x3C (0x5C) Reserved -<											36
Octor SREG I T H S V N Z C 1 0x3E (0x5E) SPH Stack Pointer High 1 1 0x3D (0x5D) SPL Stack Pointer Low 1 1 0x3B (0x5D) Reserved - <td></td> <td>50</td>											50
Dosk (Usbr) SPH Image: SPH of the served of											13
Disclosoftable Stack Pointer Low 1 0x30 (0x5D) SPL			1	I	п			IN	Z	C	15
Disc (UNDS) Reserved -	. ,						-				15
Discretion Discret	. ,					Slack PC					15
Construction Construction<						-	-				
construction construction<							-				
Ox88 (NSA) Reserved -											
District SPMCSR SPMIE RWWSB - RWWSRE BLBSET PGWRT PGERS SPMEN 244 0x36 (0x56) Reserved - <td></td> <td></td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td></td>			-	-	-	-	-	-	-	-	
Disk (usb) Reserved -					-				-		060
DX35 (0x55) MCUCR JTD BODS BODSE PUD - - IVSEL IVCE 58/88 0x34 (0x54) MCUSR - - - JTRF WDRF BORF EXTRF PORF 55 0x33 (0x53) SMCR - - - - SM2 SM1 SM0 SE 55 0x32 (0x52) Reserved - <td< td=""><td></td><td></td><td></td><td></td><td>-</td><td></td><td></td><td></td><td></td><td></td><td>262</td></td<>					-						262
Disclet (MSG) MCUSR - - - JTRF WDRF BORF EXTRF PORF 5 0x34 (0x54) MCUSR - - - - SM2 SM1 SM0 SE 5 0x32 (0x52) Reserved -	. ,				-						E0/0E/047
Dx3 (0x53) SMCR - - - - SM2 SM1 SM0 SE 5 0x33 (0x52) Reserved -											58/85/247
Disc (usb) Reserved -											50
OKACL (MAC) OCDR IDRD/OCDR7 OCDR6 OCDR5 OCDR4 OCDR3 OCDR2 OCDR1 OCDR0 22 0x31 (0x51) OCDR ACB ACD ACBG ACO ACI ACIE ACIC ACIS1 ACIS0 19 0x2F (0x4F) Reserved - <											50
Dx30 (0x50) ACSR ACD ACBG ACO ACI ACIE ACIC ACIS1 ACIS0 19 0x30 (0x50) ACSR ACD ACBG ACO ACI ACIE ACIC ACIS1 ACIS0 19 0x2F (0x4F) Reserved - 2 0x2C (0x42) SPR1 SPR0 115 0x2C (0x42) SPR1 SPR0 115 0x2G (0x44) GPIOR1 -											001
Dx2 (Dx4F) Reserved -											221
Ox2E (0x4E) SPDR SPIF WCOL - - - - SPI2X 115 0x20 (0x4D) SPSR SPIF WCOL - - - - SPI2X 115 0x20 (0x4C) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 115 0x26 (0x4B) GPIOR2 - - - - - - 22 0x2A (0x4A) GPIOR1 - - - - - - - 22 0x28 (0x48) Reserved - - - - - - 22 0x28 (0x48) Reserved -											196
Ox2D (0x4D) SPSR SPIF WCOL - - - - SPIX 115 0x2D (0x4D) SPSR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 115 0x2D (0x4B) GPIOR2			-	-	-			-	-	-	
Ox2C (0x4C) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 11 0x2B (0x4B) GPIOR2							Register				155
Ox2B (0x4B) GPIOR2 General Purpose I/O Register 2 0x2A (0x4A) GPIOR1 General Purpose I/O Register 2 0x29 (0x49) Reserved - - - - 2 0x28 (0x48) Reserved - - - - - 2 0x28 (0x48) Reserved - - - - - - - 2 0x28 (0x48) Reserved - 10 0 0 0 0 0 10 0 0 0 0 0 0 0 0 0 0 0 0 0	. ,						-				155
Ox2A (0x4A) GPIOR1 General Purpose I/O Register 2 0x29 (0x49) Reserved - - - - - - - 2 0x28 (0x48) Reserved - 10 0x26 (0x46) TCNT0 -			SPIE	SPE	DORD			CPHA	SPR1	SPR0	154
Ox29 (0x49) Reserved - 10 - - 10 -							-				27
Ox28 (0x48) Reserved - 10 0	. ,						se I/O Register				27
0x27 (0x47) OCR0A Timer/Counter0 Output Compare A 10 0x26 (0x46) TCNT0 Timer/Counter0 10 0x25 (0x45) Reserved - - - - - - 10 0x26 (0x46) TCNT0 Timer/Counter0 10 10 10 10 0x25 (0x45) Reserved - </td <td>. ,</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>-</td> <td></td> <td></td> <td></td> <td></td>	. ,						-				
0x26 (0x46) TCNT0 Timer/Counter0 10 0x25 (0x45) Reserved - - - - - - - 10 0x25 (0x45) Reserved - </td <td></td> <td></td> <td>-</td> <td>-</td> <td>-</td> <td></td> <td></td> <td>-</td> <td>-</td> <td>-</td> <td></td>			-	-	-			-	-	-	
Ox25 (0x45) Reserved -	0x27 (0x47)										101
0x24 (0x44) TCCR0A FOC0A WGM00 COM0A1 COM0A0 WGM01 CS02 CS01 CS00 9	0x26 (0x46)										100
	0x25 (0x45)										
0x23 (0x43) GTCCR TSM PSR2 PSR10 130	0x24 (0x44)										98
	0x23 (0x43)	GTCCR	TSM	-	-	-	-	-	PSR2	PSR10	130/146



0x22 (0x42)	EEARH	-	-	-	-	-	EEPRO	M Address Regis	ter High	25
0x21 (0x41)	EEARL					ess Register Low				25
0x20 (0x40)	EEDR				EEPROM D	ata Register				26
0x1F (0x3F)	EECR	-	-	-	-	EERIE	EEMWE	EEWE	EERE	26
0x1E (0x3E)	GPIOR0				General Purpo	se I/O Register				27
0x1D (0x3D)	EIMSK	PCIE	PCIE2	PCIE1	PCIE0	-	-	-	INT0	61
0x1C (0x3C)	EIFR	PCIF3	PCIF2	PCIF1	PCIF0	-	-	-	INTF0	62
0x1B (0x3B)	Reserved	-	-	-	-	-	-	-	-	
0x1A (0x3A)	Reserved	-	-	-	-	-	-	-	-	
0x19 (0x39)	Reserved	-	-	-	-	-	-	-	-	
0x18 (0x38)	Reserved	-	-	-	-	-	-	-	-	
0x17 (0x37)	TIFR2	-	-	-	-	-	-	OCF2A	TOV2	145
0x16 (0x36)	TIFR1	-	-	ICF1	-	-	OCF1B	OCF1A	TOV1	127
0x15 (0x35)	TIFR0	-	-	-	-	-	-	OCF0A	TOV0	130
0x14 (0x34)	PORTG	-	-	-	PORTG4	PORTG3	PORTG2	PORTG1	PORTG0	87
0x13 (0x33)	DDRG	-	-	-	DDG4	DDG3	DDG2	DDG1	DDG0	87
0x12 (0x32)	PING	-	-	PING5	PING4	PING3	PING2	PING1	PING0	87
0x11 (0x31)	PORTF	PORTF7	PORTF6	PORTF5	PORTF4	PORTF3	PORTF2	PORTF1	PORTF0	87
0x10 (0x30)	DDRF	DDF7	DDF6	DDF5	DDF4	DDF3	DDF2	DDF1	DDF0	87
0x0F (0x2F)	PINF	PINF7	PINF6	PINF5	PINF4	PINF3	PINF2	PINF1	PINF0	87
0x0E (0x2E)	PORTE	PORTE7	PORTE6	PORTE5	PORTE4	PORTE3	PORTE2	PORTE1	PORTE0	86
0x0D (0x2D)	DDRE	DDE7	DDE6	DDE5	DDE4	DDE3	DDE2	DDE1	DDE0	86
0x0C (0x2C)	PINE	PINE7	PINE6	PINE5	PINE4	PINE3	PINE2	PINE1	PINE0	87
0x0B (0x2B)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	86
0x0A (0x2A)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	86
0x09 (0x29)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	86
0x08 (0x28)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	86
0x07 (0x27)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	86
0x06 (0x26)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	86
0x05 (0x25)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	85
0x04 (0x24)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	85
0x03 (0x23)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	85
0x02 (0x22)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	85
0x01 (0x21)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	85
0x00 (0x20)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	85

Note: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.

- 2. I/O Registers within the address range 0x00 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
- 3. Some of the Status Flags are cleared by writing a logical one to them. Note that, unlike most other AVRs, the CBI and SBI instructions will only operate on the specified bit, and can therefore be used on registers containing such Status Flags. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
- 4. When using the I/O specific commands IN and OUT, the I/O addresses 0x00 0x3F must be used. When addressing I/O Registers as data space using LD and ST instructions, 0x20 must be added to these addresses. The ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from 0x60 0xFF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.



8. Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND L	OGIC INSTRUCTIONS	5		•	
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	$Rdh:RdI \leftarrow Rdh:RdI + K$	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd$ - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	$Rdh:Rdl \leftarrow Rdh:Rdl - K$	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd \lor Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \lor K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow 0xFF - Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← 0x00 – Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \vee K$	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	$Rd \leftarrow 0xFF$	None	1
MUL	Rd, Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULS	Rd, Rr	Multiply Signed	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd \times Rr$ $R1:R0 \leftarrow Rd \times Rr$	Z,C	2
FMUL	Rd, Rr		$R1:R0 \leftarrow (Rd x Rr) << 1$	Z,C	2
	Rd, Rr	Fractional Multiply Unsigned		Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	R1:R0 ¬ (Rd x Rr) << 1 R1:R0 ¬ (Rd x Rr) << 1	Z,C	2
FMULSU BRANCH INSTRUC		Fractional Multiply Signed with Unsigned	R1.R0 7 (R0 X RI) << 1	2,0	2
		Deleting lump		News	0
RJMP	k	Relative Jump	PC ← PC + k + 1	None	2
IJMP		Indirect Jump to (Z)	PC ← Z	None	
JMP	k	Direct Jump	PC ← k	None	3
RCALL	k	Relative Subroutine Call	PC ← PC + k + 1	None	3
ICALL		Indirect Call to (Z)	PC ← Z	None	3
CALL	k	Direct Subroutine Call		None	4
RET		Subroutine Return		None	4
RETI		Interrupt Return	PC ← STACK	1	4
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC \leftarrow PC + 2 or 3	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC ← PC + 2 or 3	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if (P(b)=1) PC ← PC + 2 or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if $(SREG(s) = 1)$ then $PC \leftarrow PC+k + 1$	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if $(SREG(s) = 0)$ then $PC \leftarrow PC+k + 1$	None	1/2
BREQ	k	Branch if Equal	if (Z = 1) then PC \leftarrow PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if (Z = 0) then PC \leftarrow PC + k + 1	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC \leftarrow PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC \leftarrow PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if (N \oplus V= 0) then PC \leftarrow PC + k + 1	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if (N \oplus V= 1) then PC \leftarrow PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC \leftarrow PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC \leftarrow PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then PC \leftarrow PC + k + 1	None	1/2
			if (T = 0) then PC \leftarrow PC + k + 1	None	1/2
BRTC	k	Branch if T Flag Cleared	$\Pi(I = 0) \Pi H F C \leftarrow F C + K + I$	NULLC	1/2



9. Ordering Information

9.1 ATmega165A

Speed (MHz) ⁽³⁾	Power Supply	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operation Range
16	1.8 - 5.5V	ATmega165A-AU ATmega165A-AUR ⁽⁴⁾ ATmega165A-MU ATmega165A-MUR ⁽⁴⁾ ATmega165A-MCH ATmega165A-MCHR ⁽⁴⁾	64A 64A 64M1 64M1 64MC 64MC	Industrial (-40°C to 85°C)
		ATmega165A-AN ATmega165A-ANR ⁽⁴⁾ ATmega165A-MN ATmega165A-MNR ⁽⁴⁾	64A 64A 64M1 64M1	Extended (-40°C to 105°C) ⁽⁵⁾

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

3. For Speed vs. V_{CC} , see Figure 28-1 on page 302.

- 4. Tape & Reel
- 5. See characterization specifications at 105°C.

	Package Type
64A	64-Lead, Thin (1.0mm) Plastic Gull Wing Quad Flat Package (TQFP)
64M1	64-pad, 9 x 9 x 1.0mm body, lead pitch 0.50mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)
64MC	64-lead (2-row Staggered), 7 x 7 x 1.0 mm body, 4.0 x 4.0mm Exposed Pad, Quad Flat No-Lead Package (QFN)

9.4 ATmega325PA

Speed (MHz) ⁽³⁾	Power Supply	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operation Range
20	20 1.8 - 5.5V	ATmega325PA-AU ATmega325PA-AUR ⁽⁴⁾ ATmega325PA-MU ATmega325PA-MUR ⁽⁴⁾	64A 64A 64M1 64M1	Industrial (-40°C to 85°C)
20	1.0 - 3.3 V	ATmega325PA-AN ATmega325PA-ANR ⁽⁴⁾ ATmega325PA-MN ATmega325PA-MNR ⁽⁴⁾	64A 64A 64M1 64M1	Extended (-40°C to 105°C) ⁽⁵⁾

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

- 2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
- 3. For Speed vs. $V_{\text{CC}},$ see Figure 28-1 on page 302.
- 4. Tape & Reel
- 5. See characterization specifications at 105°C.

	Package Type
64A	64-Lead, Thin (1.0mm) Plastic Gull Wing Quad Flat Package (TQFP)
64M1	64-pad, 9 x 9 x 1.0mm body, lead pitch 0.50mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)



9.10 ATmega6450P

Speed (MHz) ⁽³⁾	Power Supply	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operation Range
20	1.8 - 5.5V	ATmega6450P-AU ATmega6450P-AUR ⁽⁴⁾	100A 100A	Industrial (-40°C to 85°C)

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

3. For Speed vs. V_{CC} , see Figure 28-1 on page 302.


4. Tape & Reel

	Package Type
100A 1	100-lead, 14 x 14 x 1.0mm, 0.5mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)



Packaging Information 10.

10.1 64A



Notes:

1. This package conforms to JEDEC reference MS-026, Variation AEB.

2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.


3. Lead coplanarity is 0.10mm maximum.

COMMON DIMENSIONS (Unit of measure = mm)

	1			
SYMBOL	MIN	NOM	MAX	NOTE
А	-	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
D	15.75	16.00	16.25	
D1	13.90	14.00	14.10	Note 2
E	15.75	16.00	16.25	
E1	13.90	14.00	14.10	Note 2
В	0.30-	0.45		
С	0.09	_	0.20	
L	0.45	_	0.75	
e		0.80 TYP		

2010-10-20

			DRAWING NO.	REV.
Atmel	2325 Orchard Parkway San Jose, CA 95131	64A, 64-lead, 14 x 14mm Body Size, 1.0mm Body Thickness, 0.8mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)	64A	с



Notes:


1. JEDEC Standard MO-220, (SAW Singulation) Fig. 1, VMMD.

2. Dimension and tolerance conform to ASMEY14.5M-1994.

Atmel 2325 Orchard Parkway San Jose, CA 95131	TITLE	DRAWING NO.	REV.
	64M1 , 64-pad, 9 x 9 x 1.0 mm Body, Lead Pitch 0.50 mm, 5.40 mm Exposed Pad, Micro Lead Frame Package (MLF)	64M1	н


Atmel

2010-10-19



10/3/07

		TITLE	GPC	DRAWING NO.	REV.
Atmel	Package Drawing Contact: packagedrawings@atmel.com	64MC, 64QFN (2-Row Staggered), 7 x 7 x 1.00 mm Body, 4.0 x 4.0 mm Exposed Pad, Quad Flat No Lead Package	ZXC	64MC	A



Atmel

12. Datasheet Revision History

Please note that the referring page numbers in this section are referring to this document. The referring revisions in this section are referring to the document revision.

12.1 8285F - 08/2014

- 1. New back page from datasheet template 2014-0502
- 2. Changed chip definition in the text in Section 9.6 "Low-frequency XTAL Oscillator" on page 32.

12.2 8285E - 02/2013

- 1. Applied partially the Atmel new template. New log, front page, page layout and last page changed.
- 2. Added "Electrical Characteristics TA = -40°C to 105°C" on page 308.
- 3. Removed sections 28.5 and 28.6, page 326.
- 4. Added "Typical Characteristics $TA = -40^{\circ}C$ to $105^{\circ}C$ " on page 630.
- 5. Changed Input hysteresis (mV) to Input hysteresis (V) throughout the "Typical characteristics TA = -40°C to 85°C".
- 6. Updated the typical characteristics to include Port H for all 100-pin devices: ATmega3250A/PA/6450/P. Port H has the same performance as Port A, C, D, E, F, G.
- 7. Updated "Packaging Information" on page 28 to take into account the added the 105°C devices.

12.3 8285D - 06/11

1. Removed "Preliminary" from the front page.

12.4 8285C - 06/11

- 1. Updated "Signature bytes" on page 267. A, P and PA devices have different signature (0x002) bytes.
- 2. Updated "DC characteristics" on page 295 for all devices.

12.5 8285B - 03/11

- 1. Updated the datasheet according to the Atmel new Brand Style Guide
- 2. Updated "Signature bytes", Table 27.3 on page 267.
- 3. Updated the power supply voltage (1.5 5.5V) for all devices in "Ordering Information" on page 18.
- 4. Added "Ordering Information" for Extended Temperature (-40°C to 105°C)

12.6 8285A - 09/10

- 1. Initial revision (Based on the ATmega165P/325P/3250P/645/6450/V).
- 2. Changes done compared to ATmega165P/325P/3250P/645/6450/V datasheet:
 - New EIMSK and EIFR register overview
 - New graphics in "Typical characteristics TA = -40°C to 85°C" on page 314.
 - Ordering Information includes Tape & Reel
 - New "Ordering Information" on page 18.
 - QTouch Library Support Features





Atmel Enabling Unlimited Possibilities®



Т

Atmel Corporation

1600 Technology Drive, San Jose, CA 95110 USA

T: (+1)(408) 441.0311

F: (+1)(408) 436.4200

www.atmel.com

© 2014 Atmel Corporation. / Rev.: Atmel-8285FS-AVR-ATmega165A/PA/325A/PA/3250A/PA/645A/P/6450A/P-Datasheet Summary_08/2014.

Atmel[®], Atmel logo and combinations thereof, Enabling Unlimited Possibilities, and others are registered trademarks or trademarks of Atmel Corporation in U.S. and other countries. Other terms and product names may be trademarks of others.

DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not suitable for, and shall not be used in, automotive applications.

SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems. Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.