



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|--|
| Core Processor | AVR |
| Core Size | 8-Bit |
| Speed | 20MHz |
| Connectivity | SPI, UART/USART, USI |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 54 |
| Program Memory Size | 32KB (16K x 16) |
| Program Memory Type | FLASH |
| EEPROM Size | 1K x 8 |
| RAM Size | 2K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V |
| Data Converters | A/D 8x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-TQFP |
| Supplier Device Package | 64-TQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/atmega325pa-au |

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Programmable serial USART
- Master/Slave SPI Serial Interface
- Universal Serial Interface with Start Condition detector
- Programmable Watchdog Timer with separate on-chip oscillator
- On-chip Analog Comparator
- Interrupt and Wake-up on pin change
- Special microcontroller features
 - Power-on reset and programmable Brown-out detection
 - Internal calibrated oscillator
 - External and internal interrupt sources
 - Five sleep modes: Idle, ADC Noise Reduction, Power-save, Power-down and Standby
- I/O and packages
 - 54/69 programmable I/O lines
 - 64/100-lead TQFP, 64-pad QFN/MLF and 64-pad DRQFN
- Speed grade:
 - ATmega 165A/165PA/645A/645P: 0 16MHz @ 1.8 5.5V
 - ATmega325A/325PA/3250A/3250PA/6450A/6450P: 0 20MHz @ 1.8 5.5V
- Temperature range:
 - 40°C to 85°C industrial
- Ultra-low power consumption (picoPower[®] devices)
 - Active mode:
 - 1MHz, 1.8V: 215µA
 - 32kHz, 1.8V: 8µA (including oscillator)
 - Power-down mode: 0.1µA at 1.8V
 - Power-save mode: 0.6µA at 1.8V (Including 32kHz RTC)

Note: 1. Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.



The Atmel ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P provides the following features: 16K/32K/64K bytes of In-System Programmable Flash with Read-While-Write capabilities, 512/1K/2K bytes EEPROM, 1K/2K/4K byte SRAM, 54/69 general purpose I/O lines, 32 general purpose working registers, a JTAG interface for Boundary-scan, On-chip Debugging support and programming, three flexible Timer/Counters with compare modes, internal and external interrupts, a serial programmable USART, Universal Serial Interface with Start Condition Detector, an 8-channel, 10-bit ADC, a programmable Watchdog Timer with internal Oscillator, an SPI serial port, and five software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or hardware reset. In Power-save mode, the asynchronous timer continues to run, allowing the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the XTAL/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption.

Atmel offers the QTouch[®] library for embedding capacitive touch buttons, sliders and wheels functionality into AVR microcontrollers. The patented charge-transfer signal acquisition offers robust sensing and includes fully debounced reporting of touch keys and includes Adjacent Key Suppression[®] (AKS[®]) technology for unambiguous detection of key events. The easy-to-use QTouch Suite toolchain allows you to explore, develop and debug your own touch applications.

The device is manufactured using Atmel's high density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional non-volatile memory programmer, or by an On-chip Boot program running on the AVR core. The Boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel devise is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P AVR is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, In-Circuit Emulators, and Evaluation kits.



2.2 Comparison between Atmel

ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P

 Table 2-1.
 Differences between: ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P.

| Device | Flash | EEPROM | RAM | MHz |
|--------------|----------|----------|--------|-----|
| ATmega165A | 16Kbyte | 512Bytes | 1Kbyte | 16 |
| ATmega165PA | 16Kbyte | 512Bytes | 1Kbyte | 16 |
| ATmega325A | 32Kbyte | 1Kbyte | 2Kbyte | 20 |
| ATmega325PA | 32Kbyte | 1Kbyte | 2Kbyte | 20 |
| ATmega3250A | 32Kbytes | 1Kbyte | 2Kbyte | 20 |
| ATmega3250PA | 32Kbyte | 1Kbyte | 2Kbyte | 20 |
| ATmega645A | 64Kbyte | 2Kbyte | 4Kbyte | 16 |
| ATmega645P | 64Kbyte | 2Kbyte | 4Kbyte | 16 |
| ATmega6450A | 64Kbyte | 2Kbyte | 4Kbyte | 20 |
| ATmega6450P | 64Kbyte | 2Kbyte | 4Kbyte | 20 |

2.3 Pin descriptions

2.3.1 VCC

Digital supply voltage.

2.3.2 GND

Ground.

2.3.3 Port A (PA7:PA0)

Port A is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port A also serves the functions of various special features of the ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P as listed on "Alternate functions of Port B" on page 73.

2.3.4 Port B (PB7:PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B has better driving capabilities than the other ports.

Port B also serves the functions of various special features of the ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P as listed on "Alternate functions of Port B" on page 73.

2.3.5 Port C (PC7:PC0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins



that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tristated when a reset condition becomes active, even if the clock is not running.

Port C also serves the functions of special features of the Atmel ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P as listed on "Alternate functions of Port D" on page 75.

2.3.6 Port D (PD7:PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P as listed on "Alternate functions of Port D" on page 75.

2.3.7 Port E (PE7:PE0)

Port E is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port E also serves the functions of various special features of the ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P as listed on "Alternate functions of Port E" on page 76.

2.3.8 Port F (PF7:PF0)

Port F serves as the analog inputs to the A/D Converter.

Port F also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port F output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port F pins that are externally pulled low will source current if the pull-up resistors are activated. The Port F pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PF7(TDI), PF5(TMS), and PF4(TCK) will be activated even if a reset occurs.

Port F also serves the functions of the JTAG interface, see "Alternate functions of Port F" on page 78.

2.3.9 Port G (PG5:PG0)

Port G is a 6-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port G output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port G pins that are externally pulled low will source current if the pull-up resistors are activated. The Port G pins are tristated when a reset condition becomes active, even if the clock is not running.

Port G also serves the functions of various special features of the ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P as listed on page 80.

2.3.10 Port H (PH7:PH0)

Port H is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port H output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port H pins that are externally pulled low will source current if the pull-up resistors are activated. The Port H pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port H also serves the functions of various special features of the ATmega3250A/3250PA/6450A/6450P as listed on page 81.



2.3.11 Port J (PJ6:PJ0)

Port J is a 7-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port J output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port J pins that are externally pulled low will source current if the pull-up resistors are activated. The Port J pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port J also serves the functions of various special features of the Atmel ATmega3250A/3250PA/6450A/6450P as listed on page 83.

2.3.12 RESET

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 28-13 on page 304. Shorter pulses are not guaranteed to generate a reset.

2.3.13 XTAL1

Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

2.3.14 XTAL2

Output from the inverting Oscillator amplifier.

2.3.15 AVCC

AVCC is the supply voltage pin for Port F and the A/D Converter. It should be externally connected to V_{CC} , even if the ADC is not used. If the ADC is used, it should be connected to V_{CC} through a low-pass filter.

2.3.16 AREF

This is the analog reference pin for the A/D Converter.



3. Resources

A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr.

4. Data retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.

5. About code examples

This documentation contains simple code examples that briefly show how to use various parts of the device. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.

These code examples assume that the part specific header file is included before compilation. For I/O registers located in extended I/O map, "IN", "OUT", "SBIS", "SBIC", "CBI", and "SBI" instructions must be replaced with instructions that allow access to extended I/O. Typically "LDS" and "STS" combined with "SBRS", "SBRC", "SBR", and "CBR".

6. Capacitive touch sensing

The Atmel QTouch Library provides a simple to use solution to realize touch sensitive interfaces on most Atmel AVR microcontrollers. The QTouch Library includes support for the Atmel QTouch and QMatrix acquisition methods.

Touch sensing can be added to any application by linking the appropriate Atmel QTouch Library for the AVR Microcontroller. This is done by using a simple set of APIs to define the touch channels and sensors, and then calling the touch sensing API's to retrieve the channel information and determine the touch sensor states.

The QTouch Library is FREE and downloadable from the Atmel website at the following location: www.atmel.com/qtouchlibrary. For implementation details and other information, refer to the Atmel QTouch Library User Guide - also available for download from the Atmel website.



7. Register Summary

Note: Registers with bold type only available in ATmega3250A/3250PA/6450A/6450P.

| (0xFF) | Reserved | | | | | | | | | |
|--|---|---|---|---|---|---|---|--|---|---|
| (0xFE) | Reserved | | | | | | | | | |
| (0xFD) | Reserved | | | | | | | | | |
| (0xFC) | Reserved | | | | | | | | | |
| (0xFB) | Reserved | | | | | | | | | |
| (0xFA) | Reserved | | | | | | | | | |
| (0xF9) | Reserved | | | | | | | | | |
| (0xF8) | Reserved | | | | | | | | | |
| (0xF7) | Reserved | | | | | | | | | |
| (0.77) | Received | | | | | | | | | |
| (UXF6) | Reserved | - | - | | | | | | | |
| (0xF5) | Reserved | | | | | | | | | |
| (0xF4) | Reserved | | | | | | | | | |
| (0xF3) | Reserved | | | | | | | | | |
| (0xF2) | Reserved | | | | | | | | | |
| (0xF1) | Reserved | | | | | | | | | |
| (0xF0) | Reserved | | | | | | | | | |
| (0xEF) | Reserved | | | | | | | | | |
| (0xFF) | Reserved | | | | | | | | | |
| (0xED) | Reserved | | | | | | | | | |
| | Reserved | | | | | | | | | |
| (0xEC) | Received | | | | | | | | | |
| (UXEB) | Reserved | - | - | - | - | - | - | - | - | |
| (0xEA) | Reserved | - | - | - | - | - | - | - | - | |
| (0xE9) | Reserved | - | - | - | - | - | - | - | - | |
| (0xE8) | Reserved | - | - | - | - | - | - | - | - | |
| (0xE7) | Reserved | | | | | | | | | |
| (0xE6) | Reserved | | | | | | | | | |
| (0xE5) | Reserved | | | | | | | | | |
| (0xE4) | Reserved | | | | | | | | | |
| (0xE3) | Reserved | - | - | - | - | - | - | - | - | |
| (0xE2) | Reserved | - | - | - | - | - | - | - | - | |
| (UKEZ) | | | | | | | | | | |
| (0vE1) | Reserved | - | - | - | - | - | _ | - | _ | |
| (0xE1) | Reserved | - | - | - | - | - | - | - | - | |
| (0xE1) (0xE0) | Reserved Reserved | - | - | - | - | - | - | - | - | |
| (0xE1) (0xE0) (0xDF) | Reserved Reserved Reserved | - | - | | | | | | | |
| (0xE1) (0xE0) (0xDF) (0xDE) | Reserved Reserved Reserved Reserved | - - - - | | | | | - - - - | - - - | | |
| (0xE1) (0xE0) (0xDF) (0xDE) (0xDD) | Reserved Reserved Reserved PORTJ | - - - - | - - - - PORTJ6 | - - - - PORTJ5 | - - - - PORTJ4 | - - - - PORTJ3 | - - - - PORTJ2 | - - - - PORTJ1 | - - - - PORTJ0 | 88 |
| (0xE1) (0xE0) (0xDF) (0xDE) (0xDD) (0xDC) | Reserved Reserved Reserved PORTJ DDRJ | - - - - - | - - - - PORTJ6 DDJ6 | - - - PORTJ5 DDJ5 | - - - PORTJ4 DDJ4 | - - - PORTJ3 DDJ3 | - - - PORTJ2 DDJ2 | - - - PORTJ1 DDJ1 | - - - PORTJ0 DDJ0 | 88 88 |
| (0xE1) (0xE0) (0xDF) (0xDE) (0xDD) (0xDD) (0xDC) (0xDB) | Reserved Reserved Reserved PORTJ DDRJ PINJ | - - - - - - | - - - PORTJ6 DDJ6 PINJ6 | - - - - - - - - - - - - - - - - - - - | - - PORTJ4 DDJ4 PINJ4 | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - PORTJ1 DDJ1 PINJ1 | - - - - - - DDJ0 PINJ0 | 88 88 88 88 |
| (0xE1) (0xE0) (0xDF) (0xDE) (0xDD) (0xDC) (0xDB) (0xDA) | Reserved Reserved Reserved PORTJ DDRJ PINJ PORTH | - - - - - - PORTH7 | - - - PORTJ6 DDJ6 PINJ6 PORTH6 | - - - PORTJ5 DDJ5 PINJ5 PORTH5 | - - - PORTJ4 DDJ4 PINJ4 PORTH4 | - - - PORTJ3 DDJ3 PINJ3 PORTH3 | - - - PORTJ2 DDJ2 PINJ2 PORTH2 | - - - PORTJ1 DDJ1 PINJ1 PORTH1 | - - - PORTJ0 DDJ0 PINJ0 PORTH0 | 88 88 88 88 88 87 |
| (0xE1) (0xE0) (0xDF) (0xDE) (0xDD) (0xDC) (0xDB) (0xDA) (0xD9) | Reserved Reserved Reserved PORTJ DDRJ PINJ PORTH DDRH | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - DDJ1 PINJ1 PINJ1 PORTH1 DDH1 | - - - - - - - - - - - - - - - - - - - | 88 88 88 88 87 87 |
| (0xE1) (0xE0) (0xDF) (0xDE) (0xDD) (0xDC) (0xDB) (0xDA) (0xDA) (0xD9) (0xD8) | Reserved Reserved Reserved PORTJ DDRJ PINJ PORTH DDRH PINH | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | 88 88 88 87 87 87 88 |
| (0xE1) (0xE0) (0xDF) (0xDE) (0xDD) (0xDC) (0xDB) (0xDA) (0xDA) (0xD9) (0xD8) (0xD7) | Reserved Reserved Reserved PORTJ DDRJ PINJ PORTH DDRH PINH Reserved | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - | - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - | PORTJ2 DDJ2 PINJ2 PORTH2 DDH2 PINH2 | - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - | 88 88 88 87 87 87 88 |
| (0xE1) (0xE0) (0xDF) (0xDE) (0xDD) (0xDC) (0xDB) (0xDA) (0xDA) (0xD9) (0xD8) (0xD7) (0xD6) | Reserved Reserved Reserved PORTJ DDRJ PINJ PORTH DDRH PINH Reserved Reserved | - - - - - - - - - - - - - - - - - - - | - - PORTJ6 DDJ6 PINJ6 PORTH6 DDH6 PINH6 - | - - PORTJ5 DDJ5 PINJ5 PORTH5 DDH5 PINH5 - | - - - - - - - - - - - - | PORTJ3 DDJ3 PINJ3 PORTH3 DDH3 PINH3 - | PORTJ2 DDJ2 PINJ2 PORTH2 DDH2 PINH2 - | - - - - - - - - - - - - - | - - - - - - - - - - - - | 88 88 88 87 87 87 88 |
| (0xE1) (0xE0) (0xDF) (0xDE) (0xDD) (0xDD) (0xDB) (0xDB) (0xDA) (0xD9) (0xD8) (0xD7) (0xD6) (0xD5) | Reserved Reserved Reserved PORTJ DDRJ PINJ PORTH DDRH PINH Reserved Reserved Reserved | - - - - - - - - - - - - - - - - - - - | - - PORTJ6 DDJ6 PINJ6 PORTH6 DDH6 PINH6 - - | - - - - - - - - - - - - | - - - - - - - - - - - - | PORTJ3 DDJ3 PINJ3 PORTH3 DDH3 PINH3 - | PORTJ2 DDJ2 PINJ2 PORTH2 DDH2 PINH2 - | - - - - - - - - - - - | - - - - - - - - - - - - | 88 88 88 87 87 87 88 |
| (0xE1) (0xE0) (0xDF) (0xDE) (0xDD) (0xDD) (0xDA) (0xDA) (0xDA) (0xD9) (0xD8) (0xD7) (0xD6) (0xD5) (0xD4) | Reserved Reserved Reserved PORTJ DDRJ PINJ PORTH DDRH PINH Reserved Reserved Reserved Reserved | - - - - - - - - - - - - - - - | - - - - - - - - - - - - - | - - - - - - - - - - - | - - - - - - - - - - - - - | PORTJ3 DDJ3 PINJ3 PINJ3 DDH3 DDH3 PINH3 | - PORTJ2 DDJ2 PINJ2 PORTH2 DDH2 PINH2 - - | - - - - - - - - - - - - - | - - - - - - - - - - - - - - | 88 88 88 87 87 87 88 |
| (0xE1) (0xE0) (0xDF) (0xDE) (0xDD) (0xDD) (0xDD) (0xDB) (0xDA) (0xDA) (0xD9) (0xD8) (0xD7) (0xD6) (0xD5) (0xD4) (0xD2) | Reserved Reserved Reserved PORTJ DDRJ PINJ PORTH DDRH PINH Reserved Reserved Reserved Reserved | - - - - - - - - - - - - - - - - | - PORTJ6 DDJ6 PINJ6 PORTH6 DDH6 PINH6 - - - | - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - | - - - - - - - - - - - | - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - | 88 88 88 87 87 87 88 |
| (0xE1) (0xE0) (0xDF) (0xDE) (0xDD) (0xDC) (0xDB) (0xDA) (0xDA) (0xD9) (0xD8) (0xD7) (0xD6) (0xD5) (0xD4) (0xD3) | Reserved Reserved Reserved PORTJ DDRJ PINJ PORTH DDRH PINH Reserved Reserved Reserved Reserved Reserved Reserved | - - - - - - - - - - - - - - - - - | - PORTJ6 DDJ6 PINJ6 PORTH6 DDH6 PINH6 - - - - - | - - - - - - - - - - - - - - - - - | - PORTJ4 DDJ4 PINJ4 PORTH4 DDH4 PINH4 - - - - | PORTJ3 DDJ3 PINJ3 PORTH3 DDH3 PINH3 - - - - | - PORTJ2 DDJ2 PINJ2 PORTH2 DDH2 PINH2 - - - - | - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - | 88 88 88 87 87 87 88 |
| (0xE1) (0xE0) (0xDF) (0xDE) (0xDD) (0xDD) (0xDD) (0xDB) (0xDA) (0xDB) (0xDA) (0xD9) (0xD8) (0xD7) (0xD6) (0xD5) (0xD4) (0xD2) (0xD2) | Reserved Reserved Reserved PORTJ DDRJ PINJ PORTH DDRH PINH Reserved Reserved Reserved Reserved Reserved Reserved | - - - - - - - - - - - - - - - - - - - | PORTJ6 DDJ6 PINJ6 PORTH6 DDH6 PINH6 - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | 88 88 88 87 87 87 88 |
| (0xE1) (0xE0) (0xDF) (0xDD) (0xDD) (0xDA) (0xDB) (0xDA) (0xD8) (0xD7) (0xD6) (0xD7) (0xD6) (0xD5) (0xD4) (0xD3) (0xD1) | Reserved Reserved Reserved PORTJ DDRJ PINJ PORTH DDRH PINH Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | 88 88 88 87 87 87 88 |
| (0xE1) (0xE0) (0xDF) (0xDD) (0xDD) (0xDA) (0xDA) (0xD9) (0xD8) (0xD7) (0xD6) (0xD7) (0xD6) (0xD5) (0xD4) (0xD3) (0xD1) (0xD0) | Reserved Reserved Reserved PORTJ DDRJ PINJ PORTH DDRH PINH Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | 88 88 88 87 87 87 88 |
| (0xE1) (0xE0) (0xDF) (0xDD) (0xDD) (0xDA) (0xD8) (0xD9) (0xD8) (0xD7) (0xD6) (0xD7) (0xD6) (0xD5) (0xD4) (0xD2) (0xD1) (0xCF) | Reserved Reserved Reserved PORTJ DDRJ PINJ PORTH DDRH PINH Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | 88 88 88 87 87 87 88 |
| (0xE1) (0xE0) (0xDF) (0xDD) (0xDD) (0xDA) (0xDB) (0xDA) (0xD9) (0xD8) (0xD7) (0xD6) (0xD5) (0xD4) (0xD3) (0xD1) (0xCF) (0xCE) | Reserved Reserved Reserved PORTJ DDRJ PINJ PORTH DDRH PINH Reserved | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | 88 88 88 87 87 87 88 |
| (0xE1) (0xE0) (0xDF) (0xDD) (0xDD) (0xDA) (0xDB) (0xDA) (0xDB) (0xDB) (0xDA) (0xDB) (0xDB) (0xDB) (0xDB) (0xD5) (0xD4) (0xD2) (0xD1) (0xCF) (0xCD) | Reserved Reserved Reserved PORTJ DDRJ PINJ PORTH DDRH PINH Reserved | | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | 88 88 88 87 87 87 88 |
| (0xE1) (0xE0) (0xDF) (0xDE) (0xDD) (0xDC) (0xDB) (0xDA) (0xDA) (0xDA) (0xD8) (0xD7) (0xD6) (0xD5) (0xD4) (0xD4) (0xD2) (0xD4) (0xD2) (0xCF) (0xCC) (0xCC) | Reserved Reserved Reserved PORTJ DDRJ PINJ PORTH DDRH PINH Reserved Reserve | | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - PORTJ1 DDJ1 PINJ1 PORTH1 DDH1 PINH1 - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | 88 88 88 87 87 87 88 |
| (0xE1) (0xE0) (0xDF) (0xDD) (0xDD) (0xDC) (0xDB) (0xDA) (0xDA) (0xDB) (0xDA) (0xDB) (0xD7) (0xD6) (0xD5) (0xD4) (0xD4) (0xD2) (0xD4) (0xD2) (0xCD) (0xCC) (0xCC) (0xCB) | Reserved Reserved Reserved PORTJ DDRJ PINJ PORTH DDRH PINH Reserved | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - PORTJ5 DDJ5 PINJ5 PORTH5 DDH5 PINH5 - - - - - - - - - - - - - - - - - - - | - - - PORTJ4 DDJ4 PINJ4 PORTH4 DDH4 PINH4 - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - PORTJ1 DDJ1 PINJ1 PORTH1 DDH1 PINH1 - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | 88 88 88 87 87 87 88 |
| (0xE1) (0xE0) (0xDF) (0xDD) (0xDD) (0xDC) (0xDB) (0xDA) (0xDB) (0xDA) (0xDB) (0xDB) (0xD5) (0xD4) (0xD5) (0xD4) (0xD2) (0xD1) (0xCF) (0xCF) (0xCC) (0xCB) (0xCA) | Reserved Reserved Reserved PORTJ DDRJ PINJ PORTH DDRH PINH Reserved | | - - - - - - - - - - - - - - - - - - - | - - PORTJ5 DDJ5 PINJ5 PORTH5 DDH5 PINH5 - - - - - - - - - - - - - - - - - - - | - - - PORTJ4 DDJ4 PINJ4 PINJ4 PORTH4 DDH4 PINH4 - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - PORTJ1 DDJ1 PINJ1 PORTH1 DDH1 PINH1 - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | 88 88 88 87 87 87 88 |
| (0xE1) (0xE0) (0xDF) (0xDD) (0xDD) (0xDC) (0xDB) (0xDA) (0xDB) (0xDA) (0xD9) (0xD8) (0xD7) (0xD6) (0xD5) (0xD4) (0xD2) (0xD4) (0xD2) (0xD1) (0xCF) (0xCE) (0xCC) (0xCB) (0xCA) (0xCA) | Reserved Reserved Reserved PORTJ DDRJ PINJ PORTH DDRH PINH Reserved | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - PORTJ5 DDJ5 PINJ5 PORTH5 DDH5 PINH5 - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - PORTJ1 DDJ1 PINJ1 PORTH1 DDH1 PINH1 - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | 88 88 88 87 87 87 88 97 88 |
| (0xE1) (0xE0) (0xDF) (0xDD) (0xDD) (0xDA) (0xDB) (0xDA) (0xD3) (0xD5) (0xD4) (0xD5) (0xD4) (0xD5) (0xD4) (0xD2) (0xD1) (0xCF) (0xCC) (0xCB) (0xCA) (0xCA) | Reserved Reserved Reserved PORTJ DDRJ PINJ PORTH DDRH PINH Reserved | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - PORTJ5 DDJ5 PINJ5 PORTH5 DDH5 PINH5 - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | 88 88 88 87 87 87 88 |
| (0xE1) (0xE0) (0xDF) (0xDD) (0xDD) (0xDA) (0xDB) (0xDA) (0xDA) (0xDB) (0xDA) (0xD3) (0xD5) (0xD4) (0xD3) (0xCF) (0xCC) (0xCC) (0xCA) (0xCA) (0xC8) (0xC8) (0xC8) (0xC8) | Reserved Reserved Reserved PORTJ DDRJ PINJ PORTH DDRH PINH Reserved | | - - - - - - - - - - - - - - - - - - - | - - PORTJ5 DDJ5 PINJ5 PORTH5 DDH5 PINH5 - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - PORTJ1 DDJ1 PINJ1 PORTH1 DDH1 PINH1 - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | 88 88 88 87 87 87 88 88 |
| (0xE1) (0xE0) (0xDF) (0xDD) (0xDD) (0xDD) (0xDD) (0xDB) (0xDA) (0xD9) (0xD8) (0xD7) (0xD6) (0xD5) (0xD4) (0xD5) (0xD4) (0xD2) (0xD1) (0xD2) (0xD1) (0xCF) (0xCF) (0xCC) (0xC) (0 | Reserved Reserved Reserved PORTJ DDRJ PINJ PORTH DDRH PINH Reserved Reserve | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - PORTJ5 DDJ5 PINJ5 PORTH5 DDH5 PINH5 - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | |
| (0xE1) (0xE0) (0xDF) (0xDD) (0xDC) (0xDB) (0xDA) (0xD8) (0xD7) (0xD6) (0xD3) (0xD4) (0xD5) (0xD4) (0xD5) (0xD4) (0xD3) (0xD1) (0xD0) (0xCF) (0xCC) (0xCA) (0xC8) (0xC7) (0xC6) | Reserved Reserved Reserved PORTJ DDRJ PINJ PORTH DDRH PINH Reserved Reserve | | - - - - - - - - - - - - - - - - - - - | - - - PORTJ5 DDJ5 PINJ5 PORTH5 DDH5 PINH5 - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - - - - | 88 88 88 87 87 88 88 88 88 88 88 88 88 8 |



| (0xC4) | UBRR0L | | | 1 | USART0 Baud R | ate Register Low | l | I | | 182 |
|---------|----------|---------|--------------------|---------|--------------------|--------------------|-----------|----------|----------|---------------------------------------|
| (0xC-4) | Reserved | - | - | - | - | - | - | - | - | |
| (0xC3) | UCSR0C | - | UMSEL0 | UPM01 | UPM00 | USBS0 | UCSZ01 | UCSZ00 | UCPOL0 | 180 |
| (0xC2) | UCSR0B | RXCIE0 | TXCIE0 | UDRIE0 | RXEN0 | TXEN0 | UCSZ02 | RXB80 | TXB80 | 179 |
| (0xC0) | UCSR0A | RXC0 | TXC0 | UDRE0 | FE0 | DOR0 | UPE0 | U2X0 | MPCM0 | 178 |
| (0x86) | Reserved | - | - | - | - | | - | - | - | |
| (0xBF) | Reserved | - | - | - | - | - | - | - | - | |
| | Reserved | - | - | _ | - | - | _ | - | _ | |
| | Reserved | _ | _ | _ | - | - | | _ | _ | · · · · · · · · · · · · · · · · · · · |
| (UXBC) | Reserved | | | | - | - | | - | | |
| (UXBB) | | | | _ | LISI Data | Register | _ | _ | _ | 190 |
| (UXBA) | | LIGIGIE | LISIOIE | LIGIDE | | | LISICNIT2 | LISICNT1 | LISICNTO | 190 |
| (0xB9) | USISK | USISIF | USIOIF | | | | | | | 190 |
| (0xB8) | Beenred | USISIL | USICIL | 0310001 | 0310100 | 031031 | 031030 | USICER | 03/10 | 191 |
| (0xB7) | Reserved | - | - | - | | - | - | - | - | 140 |
| (0xB6) | ASSR | - | - | - | EXCLK | A52 | I CN2UB | UCR2UB | TCR20B | 146 |
| (0xB5) | Reserved | - | - | - | - | - | - | - | - | |
| (0xB4) | Reserved | - | - | - | - | - | - | - | - | |
| (0xB3) | OCR2A | | | Lim | er/Counter 2 Outp | ut Compare Regist | er A | | | 145 |
| (0xB2) | TCN12 | | i | | Fimer/C | ounter2 | | | i | 144 |
| (0xB1) | Reserved | - | - | - | - | - | - | - | - | |
| (0xB0) | TCCR2A | FOC2A | WGM20 | COM2A1 | COM2A0 | WGM21 | CS22 | CS21 | CS20 | 143 |
| (0xAF) | Reserved | - | - | - | - | - | - | - | - | |
| (0xAE) | Reserved | - | - | - | - | - | - | - | - | |
| (0xAD) | Reserved | - | - | - | - | - | - | - | - | |
| (0xAC) | Reserved | - | - | - | - | - | - | - | - | |
| (0xAB) | Reserved | - | - | - | - | - | - | - | - | |
| (0xAA) | Reserved | - | - | - | - | - | - | - | - | |
| (0xA9) | Reserved | - | - | - | - | - | - | - | - | |
| (0xA8) | Reserved | - | - | - | - | - | - | - | - | |
| (0xA7) | Reserved | - | - | - | - | - | - | - | - | |
| (0xA6) | Reserved | - | - | - | - | - | - | - | - | |
| (0xA5) | Reserved | - | - | - | - | - | - | - | - | |
| (0xA4) | Reserved | - | - | - | - | - | - | - | - | |
| (0xA3) | Reserved | - | - | - | - | - | - | - | - | |
| (0xA2) | Reserved | - | - | - | - | - | - | - | - | |
| (0xA1) | Reserved | - | - | - | - | - | - | - | - | |
| (0xA0) | Reserved | - | - | - | - | - | - | - | - | |
| (0x9F) | Reserved | - | - | - | - | - | - | - | - | |
| (0x9E) | Reserved | - | - | - | - | - | - | - | - | |
| (0x9D) | Reserved | - | - | - | - | - | - | - | - | |
| (0x9C) | Reserved | - | - | - | - | - | - | - | - | |
| (0x9B) | Reserved | - | - | - | - | - | - | - | - | |
| (0x9A) | Reserved | - | - | - | - | - | - | - | - | |
| (0x00) | Reserved | - | - | - | - | - | - | - | - | |
| (0x08) | Reserved | - | - | - | - | - | - | - | - | |
| (0x07) | Reserved | _ | - | _ | - | - | - | - | _ | ┝────┤ |
| (0,97) | Reserved | - | - | - | - | - | - | - | _ | ┝────┤ |
| (0,90) | Reserved | _ | _ | _ | _ | _ | _ | _ | _ | |
| (0x93) | Reserved | | | | | | | | | ┝────┤ |
| (UX94) | Reserved | | | | | | | - | | ┝────┤ |
| (UX93) | Reserved | | | | | | | | | <u> </u> |
| (UX92) | Reserved | - | - | - | - | - | - | - | - | <u> </u> |
| (0x91) | Reserved | - | - | - | - | - | - | - | - | <u> </u> |
| (0x90) | Reserved | - | - | - | - | - | - | - | - | |
| (0x8F) | Reserved | - | - | - | - | - | - | - | - | |
| (0x8E) | Reserved | - | - | - | - | - | - | - | - | |
| (0x8D) | Reserved | - | - | - | - | - | - | - | - | <u> </u> |
| (0x8C) | Reserved | - | - | - | - | - | - | - | - | |
| (0x8B) | OCR1BH | | | Timer | Counter1 Output (| ompare Register I | 3 High | | | 126 |
| (0x8A) | OCR1BL | | | Timer | Counter1 Output | Compare Register | B LOW | | | 126 |
| (0x89) | OCR1AH | | | Timer | Counter1 Output (| compare Register | A High | | | 126 |
| (0x88) | OCR1AL | | | Timer | /Counter1 Output (| Compare Register | A Low | | | 126 |
| (0x87) | ICR1H | | | Tim | er/Counter1 Input | Capture Register H | ligh | | | 126 |
| (0x86) | ICR1L | | | Tim | ner/Counter1 Input | Capture Register I | low | | | 126 |
| (0x85) | TCNT1H | | | | Timer/Cou | inter1 High | | | | 126 |
| (0x84) | TCNT1L | | Timer/Counter1 Low | | | | 126 | | | |



8. Instruction Set Summary

| Mnemonics | Operands | Description | Operation | Flags | #Clocks |
|------------------|------------------|--|--|------------|---------|
| ARITHMETIC AND L | OGIC INSTRUCTION | s | | | |
| ADD | Rd. Rr | Add two Registers | Rd ← Rd + Rr | Z.C.N.V.H | 1 |
| ADC | Rd. Rr | Add with Carry two Registers | $Rd \leftarrow Rd + Rr + C$ | Z.C.N.V.H | 1 |
| ADIW | Rdl.K | Add Immediate to Word | $Rdh:Rdl \leftarrow Rdh:Rdl + K$ | Z.C.N.V.S | 2 |
| SUB | Rd, Rr | Subtract two Registers | $Rd \leftarrow Rd - Rr$ | Z,C,N,V,H | 1 |
| SUBI | Rd, K | Subtract Constant from Register | $Rd \leftarrow Rd - K$ | Z,C,N,V,H | 1 |
| SBC | Rd, Rr | Subtract with Carry two Registers | $Rd \leftarrow Rd - Rr - C$ | Z,C,N,V,H | 1 |
| SBCI | Rd, K | Subtract with Carry Constant from Reg. | $Rd \leftarrow Rd - K - C$ | Z,C,N,V,H | 1 |
| SBIW | Rdl,K | Subtract Immediate from Word | $Rdh:Rdl \leftarrow Rdh:Rdl - K$ | Z,C,N,V,S | 2 |
| AND | Rd, Rr | Logical AND Registers | $Rd \leftarrow Rd \bullet Rr$ | Z,N,V | 1 |
| ANDI | Rd, K | Logical AND Register and Constant | $Rd \gets Rd \bullet K$ | Z,N,V | 1 |
| OR | Rd, Rr | Logical OR Registers | $Rd \leftarrow Rd \lor Rr$ | Z,N,V | 1 |
| ORI | Rd, K | Logical OR Register and Constant | $Rd \leftarrow Rd \lor K$ | Z,N,V | 1 |
| EOR | Rd, Rr | Exclusive OR Registers | $Rd \leftarrow Rd \oplus Rr$ | Z,N,V | 1 |
| COM | Rd | One's Complement | $Rd \leftarrow 0xFF - Rd$ | Z,C,N,V | 1 |
| NEG | Rd | Two's Complement | Rd ← 0x00 – Rd | Z,C,N,V,H | 1 |
| SBR | Rd,K | Set Bit(s) in Register | $Rd \leftarrow Rd \lor K$ | Z,N,V | 1 |
| CBR | Rd,K | Clear Bit(s) in Register | $Rd \leftarrow Rd \bullet (0xFF - K)$ | Z,N,V | 1 |
| INC | Rd | Increment | $Rd \leftarrow Rd + 1$ | Z,N,V | 1 |
| DEC | Rd | Decrement | $Rd \leftarrow Rd - 1$ | Z,N,V | 1 |
| TST | Rd | Test for Zero or Minus | $Rd \leftarrow Rd \bullet Rd$ | Z,N,V | 1 |
| CLR | Rd | Clear Register | $Rd \leftarrow Rd \oplus Rd$ | Z,N,V | 1 |
| SER | Rd | Set Register | $Rd \leftarrow 0xFF$ | None | 1 |
| MUL | Rd, Rr | Multiply Unsigned | $R1:R0 \leftarrow Rd \times Rr$ | Z,C | 2 |
| MULS | Rd, Rr | Multiply Signed | $R1:R0 \leftarrow Rd \times Rr$ | Z,C | 2 |
| MULSU | Rd, Rr | Multiply Signed with Unsigned | $R1:R0 \leftarrow Rd \times Rr$ | Z,C | 2 |
| FMUL | Rd, Rr | Fractional Multiply Unsigned | $R1:R0 \leftarrow (Rd x Rr) \le 1$ | Z,C | 2 |
| FMULS | Rd, Rr | Fractional Multiply Signed | R1:R0 ¬ (Rd x Rr) << 1 | Z,C | 2 |
| FMULSU | Rd, Rr | Fractional Multiply Signed with Unsigned | R1:R0 ¬ (Rd x Rr) << 1 | Z,C | 2 |
| BRANCH INSTRUC | TIONS | Γ | 1 | T | |
| RJMP | k | Relative Jump | $PC \leftarrow PC + k + 1$ | None | 2 |
| IJMP | | Indirect Jump to (Z) | $PC \leftarrow Z$ | None | 2 |
| JMP | k | Direct Jump | PC ← k | None | 3 |
| RCALL | k | Relative Subroutine Call | $PC \leftarrow PC + k + 1$ | None | 3 |
| ICALL | | Indirect Call to (Z) | PC ← Z | None | 3 |
| CALL | k | Direct Subroutine Call | PC ← k | None | 4 |
| RET | | Subroutine Return | PC ← STACK | None | 4 |
| REII | | Interrupt Return | PC ← STACK | | 4 |
| CPSE | Rd,Rr | Compare, Skip if Equal | if (Rd = Rr) PC \leftarrow PC + 2 or 3 | None | 1/2/3 |
| CP | Rd,Rr | Compare | Rd – Rr | Z, N,V,C,H | 1 |
| CPC | Rd,Rr | | Rd – Rr – C | Z, N,V,C,H | 1 |
| CPI | Rd,K | | Rd - K | Z, N,V,C,H | 1 |
| SBRC | Rr, D | Skip if Bit in Register Cleared | if $(\operatorname{Rr}(b)=0) \operatorname{PC} \leftarrow \operatorname{PC} + 2 \operatorname{or} 3$ | None | 1/2/3 |
| SBRS | Rr, D | Skip if Bit in Register is Set | If $(Rr(B)=1) PC \leftarrow PC + 2 \text{ or } 3$ | None | 1/2/3 |
| SBIC | P, D | Skip if Bit in I/O Register Cleared | If $(P(b)=0) PC \leftarrow PC + 2 \text{ or } 3$ | None | 1/2/3 |
| BDBS | г, U | ONIP II DILIII I/O REGISLEI IS DEL | if $(PDC(c) = 1) PC \leftarrow PC + 2 OC 3$ if $(PDC(c) = 1) PC \leftarrow PC + 2 OC 3$ | None | 1/2/3 |
| PRPC | э, к о к | Dranofi II Oldlub Fidy Otl | if $(SPEC(a) = 0)$ then $PC = PC + k + 1$ | None | 1/2 |
| BRBC | S, K | Branch II Status Flag Cleared | If $(SREG(S) = 0)$ then $PC \leftarrow PC + k + 1$ | None | 1/2 |
| BREQ | ĸ | Branch if Net Equal | If $(Z = 1)$ then PC \leftarrow PC + k + 1 if $(Z = 0)$ then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRINE | ĸ | Branch if Corrus Set | If $(2 = 0)$ then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRCO | ĸ | Branch if Carry Cloared | if $(C = 0)$ then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRCC | ĸ | Branch if Same or Higher | if $(C = 0)$ then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRON | ĸ | Branch if Lower | if $(C = 0)$ then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRIU | k | Branch if Minus | if (N = 1) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BDDI | k | Branch if Dive | if $(N = 0)$ then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRGE | k | Branch if Greater or Equal Signed | if $(N \oplus V = 0)$ then PC \downarrow PC $\downarrow \downarrow \downarrow \downarrow 1$ | None | 1/2 |
| BRIT | k | Branch if Less Than Zero, Signed | if $(N \oplus V = 1)$ then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRHS | k | Branch if Half Carry Flag Set | if (H = 1) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRHC | | Branch if Half Carry Flag Cleared | if (H = 0) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRTS | k | Branch if T Flag Set | if (T = 1) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRTC | k | Branch if T Flag Cleared | if (T = 0) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRVS | k | Branch if Overflow Flag is Set | if (V = 1) then PC \leftarrow PC + k + 1 | None | 1/2 |
| | | | | | |



| Mnemonics | Operands | Description | Operation | Flags | #Clocks |
|-----------------|-----------|----------------|--|-------|---------|
| MCU CONTROL INS | TRUCTIONS | | | | |
| NOP | | No Operation | | None | 1 |
| SLEEP | | Sleep | (see specific descr. for Sleep function) | None | 1 |
| WDR | | Watchdog Reset | (see specific descr. for WDR/timer) | None | 1 |
| BREAK | | Break | For On-chip Debug Only | None | N/A |



9.4 ATmega325PA

| Speed (MHz) ⁽³⁾ | Power Supply | Ordering Code ⁽²⁾ | Package ⁽¹⁾ | Operation Range |
|----------------------------|--------------|--|----------------------------|---|
| 20 | 18 5 51/ | ATmega325PA-AU ATmega325PA-AUR ⁽⁴⁾ ATmega325PA-MU ATmega325PA-MUR ⁽⁴⁾ | 64A 64A 64M1 64M1 | Industrial (-40°C to 85°C) |
| 20 | 1.0 - 5.5V | ATmega325PA-AN ATmega325PA-ANR ⁽⁴⁾ ATmega325PA-MN ATmega325PA-MNR ⁽⁴⁾ | 64A 64A 64M1 64M1 | Extended (-40°C to 105°C) ⁽⁵⁾ |

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

- 2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
- 3. For Speed vs. $V_{\text{CC}},$ see Figure 28-1 on page 302.
- 4. Tape & Reel
- 5. See characterization specifications at 105°C.

| | Package Type |
|------|---|
| 64A | 64-Lead, Thin (1.0mm) Plastic Gull Wing Quad Flat Package (TQFP) |
| 64M1 | 64-pad, 9 x 9 x 1.0mm body, lead pitch 0.50mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) |



9.5 ATmega3250A

| Speed (MHz) ⁽³⁾ | Power Supply | Ordering Code ⁽²⁾ | Package ⁽¹⁾ | Operation Range |
|----------------------------|--------------|--|------------------------|---|
| 20 | 19 551/ | ATmega3250A-AU ATmega3250A-AUR ⁽⁴⁾ | 100A 100A | Industrial (-40°C to 85°C) |
| 20 | 1.8 - 5.5V | ATmega3250A-AN ATmega3250A-ANR ⁽⁴⁾ | 100A 100A | Extended (-40°C to 105°C) ⁽⁵⁾ |

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

3. For Speed vs. V_{CC} , see Figure 28-1 on page 302.

4. Tape & Reel

5. See characterization specifications at 105°C.

| | Package Type |
|------|--|
| 100A | 100-lead, 14 x 14 x 1.0mm, 0.5mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP) |
| IUUA | |



9.6 ATmega3250PA

| Speed (MHz) ⁽³⁾ | Power Supply | Ordering Code ⁽²⁾ | Package ⁽¹⁾ | Operation Range |
|----------------------------|--------------|--|------------------------|---|
| 20 | 18 551/ | ATmega3250PA-AU ATmega3250PA-AUR ⁽⁴⁾ | 100A 100A | Industrial (-40°C to 85°C) |
| 20 | 1.0 - 3.5 V | ATmega3250PA-AN ATmega3250PA-ANR ⁽⁴⁾ | 100A 100A | Extended (-40°C to 105°C) ⁽⁵⁾ |

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

3. For Speed vs. V_{CC} , see Figure 28-1 on page 302.

4. Tape & Reel

5. See characterization specifications at 105°C.

| | Package Type |
|------|--|
| 100A | 100-lead, 14 x 14 x 1.0mm, 0.5mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP) |



9.7 ATmega645A

| Speed (MHz) ⁽³⁾ | Power Supply | Ordering Code ⁽²⁾ | Package ⁽¹⁾ | Operation Range |
|----------------------------|--------------|--|----------------------------|-------------------------------|
| 20 | 1.8 - 5.5V | ATmega645A-AU ATmega645A-AUR ⁽⁴⁾ ATmega645A-MU ATmega645A-MUR ⁽⁴⁾ | 64A 64A 64M1 64M1 | Industrial (-40°C to 85°C) |

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

3. For Speed vs. $V_{CC},$ see Figure 28-1 on page 302.

4. Tape & Reel

| Package Type | | | |
|--------------|---|--|--|
| 64A | 64-Lead, Thin (1.0mm) Plastic Gull Wing Quad Flat Package (TQFP) | | |
| 64M1 | 64-pad, 9 x 9 x 1.0mm body, lead pitch 0.50mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) | | |



9.9 ATmega6450A

| Speed (MHz) ⁽³⁾ | Power Supply | Ordering Code ⁽²⁾ | Package ⁽¹⁾ | Operation Range |
|----------------------------|--------------|--|------------------------|-------------------------------|
| 20 | 1.8 - 5.5V | ATmega6450A-AU ATmega6450A-AUR ⁽⁴⁾ | 100A 100A | Industrial (-40°C to 85°C) |

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

3. For Speed vs. V_{CC} , see Figure 28-1 on page 302.

4. Tape & Reel

| Package Type | | | |
|----------------|---|--|--|
| 100A 10 | 00-lead, 14 x 14 x 1.0mm, 0.5mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP) | | |





Notes:

1. JEDEC Standard MO-220, (SAW Singulation) Fig. 1, VMMD.

2. Dimension and tolerance conform to ASMEY14.5M-1994.

| | TITLE | DRAWING NO. | REV. |
|---|--|-------------|------|
| Atmel 2325 Orchard Parkwa San Jose, CA 95131 | 64M1 , 64-pad, 9 x 9 x 1.0 mm Body, Lead Pitch 0.50 mm, 5.40 mm Exposed Pad, Micro Lead Frame Package (MLF) | 64M1 | н |

Atmel

2010-10-19



Atmel

11. Errata

- 11.1 ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P Rev. G No known errata.
- 11.2 ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P Rev. A to F Not sampled.



12. Datasheet Revision History

Please note that the referring page numbers in this section are referring to this document. The referring revisions in this section are referring to the document revision.

12.1 8285F - 08/2014

- 1. New back page from datasheet template 2014-0502
- 2. Changed chip definition in the text in Section 9.6 "Low-frequency XTAL Oscillator" on page 32.

12.2 8285E - 02/2013

- 1. Applied partially the Atmel new template. New log, front page, page layout and last page changed.
- 2. Added "Electrical Characteristics TA = -40°C to 105°C" on page 308.
- 3. Removed sections 28.5 and 28.6, page 326.
- 4. Added "Typical Characteristics $TA = -40^{\circ}C$ to $105^{\circ}C$ " on page 630.
- 5. Changed Input hysteresis (mV) to Input hysteresis (V) throughout the "Typical characteristics TA = -40°C to 85°C".
- 6. Updated the typical characteristics to include Port H for all 100-pin devices: ATmega3250A/PA/6450/P. Port H has the same performance as Port A, C, D, E, F, G.
- 7. Updated "Packaging Information" on page 28 to take into account the added the 105°C devices.

12.3 8285D - 06/11

1. Removed "Preliminary" from the front page.

12.4 8285C - 06/11

- 1. Updated "Signature bytes" on page 267. A, P and PA devices have different signature (0x002) bytes.
- 2. Updated "DC characteristics" on page 295 for all devices.

